| Commit message (Collapse) | Author | Age | Files | Lines | ||
|---|---|---|---|---|---|---|
| ... | ||||||
| | * | write_xaiger: inherit port ordering from original module | Eddie Hung | 2019-12-27 | 1 | -5/+16 | |
| | | | ||||||
| | * | Revert "Merge pull request #1598 from YosysHQ/revert-1588-eddie/xaiger_cleanup" | Eddie Hung | 2019-12-27 | 1 | -19/+27 | |
| | | | | | | | | | | | This reverts commit 92654f73ea92ee9e390c8ab50d8cb51c47a7ffa9, reversing changes made to 3e14ff16676884a1f65cf0eeb0ca9cb1958b8804. | |||||
| | * | Merge branch 'master' of github.com:YosysHQ/yosys | Eddie Hung | 2019-12-27 | 1 | -27/+19 | |
| | |\ | ||||||
| | | * | Revert "write_xaiger: only instantiate each whitebox cell type once" | David Shah | 2019-12-27 | 1 | -27/+19 | |
| | | | | ||||||
| | * | | write_xaiger: simplify c{i,o}_bits | Eddie Hung | 2019-12-27 | 1 | -12/+6 | |
| | |/ | ||||||
| | * | write_xaiger: only instantiate each whitebox cell type once | Eddie Hung | 2019-12-20 | 1 | -19/+27 | |
| | | | ||||||
| | * | Revert "Optimise write_xaiger" | Eddie Hung | 2019-12-20 | 1 | -24/+21 | |
| | | | ||||||
| | * | Stray newline | Eddie Hung | 2019-12-06 | 1 | -1/+0 | |
| | | | ||||||
| | * | write_xaiger to inst each cell type once, do not call techmap/aigmap | Eddie Hung | 2019-12-06 | 1 | -21/+25 | |
| | | | ||||||
| | * | Revert "Fold loop" | Eddie Hung | 2019-11-27 | 1 | -3/+6 | |
| | | | | | | | | | This reverts commit a30d5e1cc35791a98b2269c5e587c566fe8b0a35. | |||||
| | * | latch -> box | Eddie Hung | 2019-11-26 | 1 | -1/+1 | |
| | | | ||||||
| | * | Fold loop | Eddie Hung | 2019-11-26 | 1 | -6/+3 | |
| | | | ||||||
| | * | Do not sigmap keep bits inside write_xaiger | Eddie Hung | 2019-11-26 | 1 | -1/+1 | |
| | | | ||||||
| | * | xaiger: do not promote output wires | Eddie Hung | 2019-11-26 | 1 | -5/+0 | |
| | | | ||||||
| * | | Add "synth_xilinx -dff" option, cleanup abc9 | Eddie Hung | 2019-12-30 | 1 | -2/+3 | |
| | | | ||||||
| * | | Really fix it! | Eddie Hung | 2019-12-27 | 1 | -10/+7 | |
| | | | ||||||
| * | | write_xaiger: fix arrival times for non boxes | Eddie Hung | 2019-12-27 | 1 | -18/+25 | |
| | | | ||||||
| * | | write_xaiger to opt instead of just clean whiteboxes | Eddie Hung | 2019-12-23 | 1 | -1/+1 | |
| | | | ||||||
| * | | Cleanup xaiger, remove unnecessary complexity with inout | Eddie Hung | 2019-12-17 | 1 | -61/+20 | |
| | | | ||||||
| * | | Do not sigmap | Eddie Hung | 2019-12-17 | 1 | -1/+1 | |
| | | | ||||||
| * | | Revert "Use sigmap signal" | Eddie Hung | 2019-12-17 | 1 | -1/+1 | |
| | | | | | | | | | This reverts commit 42f990f3a6b7928841fa0e290fa2688925485907. | |||||
| * | | Use sigmap signal | Eddie Hung | 2019-12-16 | 1 | -1/+1 | |
| | | | ||||||
| * | | Skip $inout transformation if not a PI | Eddie Hung | 2019-12-16 | 1 | -3/+5 | |
| | | | ||||||
| * | | Revert "write_xaiger: use sigmap bits more consistently" | Eddie Hung | 2019-12-16 | 1 | -4/+5 | |
| | | | | | | | | | This reverts commit 6c340112fee1bb8989cbd41923aaa627d77d5110. | |||||
| * | | write_xaiger: use sigmap bits more consistently | Eddie Hung | 2019-12-16 | 1 | -5/+4 | |
| | | | ||||||
| * | | Fix writing non-whole modules, including inouts and keeps | Eddie Hung | 2019-12-06 | 1 | -90/+81 | |
| | | | ||||||
| * | | write_xaiger to support part-selected modules again | Eddie Hung | 2019-12-05 | 1 | -11/+37 | |
| | | | ||||||
| * | | Cleanup | Eddie Hung | 2019-12-03 | 1 | -11/+12 | |
| | | | ||||||
| * | | write_xaiger to consume abc9_init attribute for abc9_flops | Eddie Hung | 2019-12-03 | 1 | -34/+28 | |
| | | | ||||||
| * | | Add comment, use sigmap | Eddie Hung | 2019-11-27 | 1 | -2/+2 | |
| | | | ||||||
| * | | Revert "Fold loop" | Eddie Hung | 2019-11-27 | 1 | -3/+6 | |
| | | | | | | | | | This reverts commit da51492dbcc9f19a4808ef18e8ae1222bc55b118. | |||||
| * | | xaiger: do not promote output wires | Eddie Hung | 2019-11-26 | 1 | -5/+0 | |
| | | | ||||||
| * | | Fold loop | Eddie Hung | 2019-11-25 | 1 | -6/+3 | |
| | | | ||||||
| * | | Do not sigmap keep bits inside write_xaiger | Eddie Hung | 2019-11-25 | 1 | -1/+1 | |
| | | | ||||||
| * | | write_xaiger back to working with whole modules only | Eddie Hung | 2019-11-22 | 1 | -5/+2 | |
| | | | ||||||
| * | | Revert "write_xaiger to not use module POs but only write outputs if driven" | Eddie Hung | 2019-11-22 | 1 | -23/+11 | |
| | | | | | | | | | This reverts commit 0ab1e496dc601f8e9d5efbcc5b2be7cf6b2d9673. | |||||
| * | | write_xaiger to not use module POs but only write outputs if driven | Eddie Hung | 2019-11-21 | 1 | -11/+23 | |
| | | | ||||||
| * | | abc9 to support async flops $_DFF_[NP][NP][01]_ | Eddie Hung | 2019-11-19 | 1 | -1/+2 | |
| | | | ||||||
| * | | Merge remote-tracking branch 'origin/master' into xaig_dff | Eddie Hung | 2019-11-19 | 4 | -21/+103 | |
| |\| | ||||||
| | * | write_verilog: add -extmem option, to write split memory init files. | whitequark | 2019-11-18 | 1 | -10/+80 | |
| | | | | | | | | | | | Some toolchains (in particular Quartus) are pathologically slow if a large amount of assignments in `initial` blocks are used. | |||||
| | * | Use cell name for btor bad state props when it is a public name | Clifford Wolf | 2019-11-14 | 1 | -9/+5 | |
| | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | |||||
| | * | Add an info string symbol for bad states in btor backend | Makai Mann | 2019-11-11 | 1 | -1/+10 | |
| | | | ||||||
| | * | Fix write_aiger bug added in 524af21 | Clifford Wolf | 2019-11-04 | 1 | -0/+3 | |
| | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | |||||
| | * | Merge pull request #1393 from whitequark/write_verilog-avoid-init | Clifford Wolf | 2019-10-27 | 1 | -4/+5 | |
| | |\ | | | | | | | write_verilog: do not print (*init*) attributes on regs | |||||
| | | * | write_verilog: do not print (*init*) attributes on regs. | whitequark | 2019-09-22 | 1 | -4/+5 | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | If an init value is emitted for a reg, an (*init*) attribute is never necessary, since it is exactly equivalent. On the other hand, some tools that consume Verilog (ISE, Vivado, Quartus) complain about (*init*) attributes because their interpretation differs from Yosys. All (*init*) attributes that would not become reg init values anyway are emitted as before. | |||||
| | * | | Bugfix in smtio vcd handling of $-identifiers | Clifford Wolf | 2019-10-23 | 1 | -6/+9 | |
| | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | |||||
| * | | | Rename $currQ to $abc9_currQ | Eddie Hung | 2019-10-07 | 1 | -8/+8 | |
| | | | | ||||||
| * | | | Get rid of latch_* in write_xaiger | Eddie Hung | 2019-10-07 | 1 | -7/+1 | |
| | | | | ||||||
| * | | | Remove "write_xaiger -zinit" | Eddie Hung | 2019-10-07 | 1 | -16/+6 | |
| | | | | ||||||
| * | | | Add comment on default flop init | Eddie Hung | 2019-10-07 | 1 | -0/+1 | |
| | | | | ||||||
 |
index : iCE40/yosys | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |