aboutsummaryrefslogtreecommitdiffstats
path: root/frontends/ast/ast.h
Commit message (Collapse)AuthorAgeFilesLines
...
* Removed $predict againClifford Wolf2016-08-281-1/+0
|
* Another bugfix in mem2reg codeClifford Wolf2016-08-211-1/+1
|
* Added "read_verilog -dump_rtlil"Clifford Wolf2016-07-271-3/+5
|
* After reading the SV spec, using non-standard predict() instead of expect()Clifford Wolf2016-07-211-1/+1
|
* Added basic support for $expect cellsClifford Wolf2016-07-131-0/+1
|
* Added support for SystemVerilog packages with localparam definitionsRuben Undheim2016-06-181-1/+3
|
* Fixed access-after-delete bug in mem2reg codeClifford Wolf2016-05-271-0/+1
|
* Fixed handling of parameters and const functions in casex/casez patternClifford Wolf2016-04-211-0/+2
|
* Spell check (by Larry Doolittle)Clifford Wolf2015-08-141-1/+1
|
* Added WORDS parameter to $meminitClifford Wolf2015-07-311-1/+1
|
* Fixed nested mem2regClifford Wolf2015-07-291-1/+1
|
* Fixed trailing whitespacesClifford Wolf2015-07-021-2/+2
|
* Added non-std verilog assume() statementClifford Wolf2015-02-261-0/+1
|
* Added "read_verilog -nomeminit" and "nomeminit" attributeClifford Wolf2015-02-141-3/+3
|
* Creating $meminit cells in verilog front-endClifford Wolf2015-02-141-1/+2
|
* dict/pool changes in astClifford Wolf2014-12-291-4/+8
|
* Changed more code to dict<> and pool<>Clifford Wolf2014-12-281-2/+2
|
* Added Yosys::{dict,nodict,vector} container typesClifford Wolf2014-12-261-1/+1
|
* Added support for $readmemh/$readmembClifford Wolf2014-10-261-0/+1
|
* Fixed handling of invalid array access in mem2reg codeClifford Wolf2014-10-161-0/+1
|
* Added AstNode::asInt()Clifford Wolf2014-08-211-0/+1
|
* Added Verilog/AST support for DPI functions (dpi_call() still unimplemented)Clifford Wolf2014-08-211-0/+4
|
* Added const folding of AST_CASE to AST simplifierClifford Wolf2014-08-181-0/+1
|
* Use stackmap<> in AST ProcessGeneratorClifford Wolf2014-08-171-2/+2
|
* Changed the AST genWidthRTLIL subst interface to use a std::mapClifford Wolf2014-08-141-2/+3
|
* Added AST_MULTIRANGE (arrays with more than 1 dimension)Clifford Wolf2014-08-061-0/+4
|
* Improved scope resolution of local regs in Verilog+AST frontendClifford Wolf2014-08-051-1/+1
|
* Moved some stuff to kernel/yosys.{h,cc}, using Yosys:: namespaceClifford Wolf2014-07-311-0/+4
|
* Added support for "upto" wires to Verilog front- and back-endClifford Wolf2014-07-281-1/+1
|
* Added AstNode::MEM2REG_FL_CMPLX_LHSClifford Wolf2014-06-171-0/+1
|
* Added found_real feature to AstNode::detectSignWidthClifford Wolf2014-06-161-2/+2
|
* improved (fixed) conversion of real values to bit vectorsClifford Wolf2014-06-141-0/+1
|
* Implemented basic real arithmeticClifford Wolf2014-06-141-0/+4
|
* Added Verilog lexer and parser support for real valuesClifford Wolf2014-06-131-0/+2
|
* Add support for cell arraysClifford Wolf2014-06-071-0/+1
|
* further improved const function supportClifford Wolf2014-06-071-1/+1
|
* improved const function supportClifford Wolf2014-06-061-0/+1
|
* added while and repeat support to verilog parserClifford Wolf2014-06-061-0/+1
|
* Added Verilog support for "`default_nettype none"Clifford Wolf2014-02-171-3/+3
|
* Added support for FOR loops in function calls in parametersClifford Wolf2014-02-141-0/+1
|
* Created basic support for function calls in parameter valuesClifford Wolf2014-02-141-1/+6
|
* Implemented read_verilog -deferClifford Wolf2014-02-131-1/+1
|
* Added constant size expression support of sized constantsClifford Wolf2014-02-011-0/+1
|
* Added read_verilog -icells optionClifford Wolf2014-01-291-3/+3
|
* Fixed algorithmic complexity of AST simplification of long expressionsClifford Wolf2014-01-201-0/+3
|
* Added Verilog parser support for assertsClifford Wolf2014-01-191-0/+1
|
* Added proper === and !== support in constant expressionsClifford Wolf2013-12-271-0/+2
|
* Keep strings as strings in const ternary and concatClifford Wolf2013-12-051-1/+2
|
* Added AstNode::mkconst_str APIClifford Wolf2013-12-051-0/+1
|
* Various improvements in support for generate statementsClifford Wolf2013-12-041-0/+2
|