aboutsummaryrefslogtreecommitdiffstats
path: root/frontends/verific/verific.cc
Commit message (Collapse)AuthorAgeFilesLines
...
* Fixed building verific bindingsClifford Wolf2014-08-121-2/+2
|
* Fixed build of verific bindingsClifford Wolf2014-07-311-11/+11
|
* Added module->design and cell->module, wire->module pointersClifford Wolf2014-07-311-2/+2
|
* Moved some stuff to kernel/yosys.{h,cc}, using Yosys:: namespaceClifford Wolf2014-07-311-1/+7
|
* Using log_assert() instead of assert()Clifford Wolf2014-07-281-1/+0
|
* Fixed verific bindings for new RTLIL apiClifford Wolf2014-07-271-50/+37
|
* Various fixes in Verific frontend for new RTLIL APIClifford Wolf2014-07-231-27/+22
|
* Fixed mapping of Verific WIDE_DFFRS operatorClifford Wolf2014-03-201-2/+2
|
* Fixed mapping of Verific FADD primitive with unconnected outputsClifford Wolf2014-03-201-4/+5
|
* Progress in Verific bindingsClifford Wolf2014-03-171-8/+51
|
* Progress in Verific bindingsClifford Wolf2014-03-171-5/+50
|
* Progress in Verific bindingsClifford Wolf2014-03-171-0/+2
|
* Added support for memories to verific bindingsClifford Wolf2014-03-161-1/+85
|
* Use Verific Net::{IsGnd,IsPwr} API in Verific bindingsClifford Wolf2014-03-161-27/+11
|
* Progress in Verific bindingsClifford Wolf2014-03-151-39/+16
|
* Progress in Verific bindingsClifford Wolf2014-03-151-7/+15
|
* Progress in Verific bindingsClifford Wolf2014-03-151-31/+31
|
* Progress in Verific bindingsClifford Wolf2014-03-141-13/+38
|
* Progress in Verific bindingsClifford Wolf2014-03-141-222/+338
|
* Progress in Verific bindingsClifford Wolf2014-03-131-10/+65
|
* Copy Verific vdbs files to Yosys "share" data directoryClifford Wolf2014-03-131-8/+8
|
* Improved verific command (added support for some operators)Clifford Wolf2014-03-101-2/+160
|
* Improvements in verific commandClifford Wolf2014-03-101-59/+39
|
* Added "verific" commandClifford Wolf2014-03-091-0/+488