iCE40/yosys - [no description]

	Commit message (Collapse)	Author	Age	Files	Lines
*	First draft of Verilog parser support for specify blocks and parameters.	Udi Finkelstein	2018-03-27	1	-0/+3
\| \| \| \| \|	The only functionality of this code at the moment is to accept correct specify syntax and ignore it. No part of the specify block is added to the AST
*	Add Verilog "automatic" keyword (ignored in synthesis)	Clifford Wolf	2017-11-23	1	-0/+1
\|
*	Fix ignoring of simulation timings so that invalid module parameters cause ↵	Clifford Wolf	2017-09-26	1	-4/+0
\| \| \| \|	syntax errors
*	Add $live and $fair cell types, add support for s_eventually keyword	Clifford Wolf	2017-02-25	1	-0/+3
\|
*	Add support for SystemVerilog unique, unique0, and priority case	Clifford Wolf	2017-02-23	1	-0/+4
\|
*	Added SystemVerilog support for ++ and --	Clifford Wolf	2017-02-23	1	-1/+3
\|
*	Add checker support to verilog front-end	Clifford Wolf	2017-02-09	1	-9/+11
\|
*	Add SV "rand" and "const rand" support	Clifford Wolf	2017-02-08	1	-2/+4
\|
*	Add $cover cell type and SVA cover() support	Clifford Wolf	2017-02-04	1	-0/+1
\|
*	Add "enum" and "typedef" lexer support	Clifford Wolf	2017-01-17	1	-0/+3
\|
*	Removed $predict again	Clifford Wolf	2016-08-28	1	-1/+0
\|
*	Added read_verilog -norestrict -assume-asserts	Clifford Wolf	2016-08-26	1	-1/+1
\|
*	Added SV "restrict" keyword	Clifford Wolf	2016-08-24	1	-1/+2
\|
*	After reading the SV spec, using non-standard predict() instead of expect()	Clifford Wolf	2016-07-21	1	-1/+5
\|
*	Added basic support for $expect cells	Clifford Wolf	2016-07-13	1	-0/+1
\|
*	Added support for SystemVerilog packages with localparam definitions	Ruben Undheim	2016-06-18	1	-0/+4
\|
*	SystemVerilog also has assume(), added implicit -D FORMAL	Clifford Wolf	2015-10-13	1	-1/+1
\|
*	Fixed support for $write system task	Clifford Wolf	2015-09-23	1	-1/+1
\|
*	Another block of spelling fixes	Larry Doolittle	2015-08-14	1	-2/+2
\| \| \| \|	Smaller this time
*	Adjust makefiles to work with out-of-tree builds	Clifford Wolf	2015-08-12	1	-1/+1
\| \| \| \|	This is based on work done by Larry Doolittle
*	Fixed trailing whitespaces	Clifford Wolf	2015-07-02	1	-2/+2
\|
*	Ignore celldefine directive in verilog front-end	Clifford Wolf	2015-03-25	1	-0/+3
\|
*	Added non-std verilog assume() statement	Clifford Wolf	2015-02-26	1	-2/+3
\|
*	Fixed handling of "//" in filenames in verilog pre-processor	Clifford Wolf	2015-02-14	1	-0/+4
\|
*	Ignoring more system task and functions	Clifford Wolf	2015-01-15	1	-1/+1
\|
*	Improved some warning messages	Clifford Wolf	2014-12-27	1	-6/+18
\|
*	Fixed minor bug in parsing delays	Clifford Wolf	2014-11-24	1	-1/+4
\|
*	Fixed two minor bugs in constant parsing	Clifford Wolf	2014-11-24	1	-2/+2
\|
*	Added log_warning() API	Clifford Wolf	2014-11-09	1	-6/+6
\|
*	Re-introduced Yosys::readsome() helper function	Clifford Wolf	2014-10-23	1	-5/+1
\| \| \| \|	(f.read() + f.gcount() made problems with lines > 16kB)
*	Updated lexers & parsers to include prefixes	William Speirs	2014-10-15	1	-0/+359