| Commit message (Collapse) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | correct wire declaration grammar for #1614 | Stefan Biereigel | 2020-02-03 | 1 | -2/+2 |
| | | |||||
| * | Merge pull request #1503 from YosysHQ/eddie/verific_help | Claire Wolf | 2020-01-30 | 1 | -8/+8 |
| |\ | | | | | `verific` pass to print help message when command syntax error | ||||
| | * | Merge remote-tracking branch 'origin/master' into eddie/verific_help | Eddie Hung | 2020-01-27 | 11 | -229/+347 |
| | |\ | |||||
| | * | | verific: no help() when no YOSYS_ENABLE_VERIFIC | Eddie Hung | 2020-01-27 | 1 | -4/+1 |
| | | | | |||||
| | * | | Oops | Eddie Hung | 2019-11-19 | 1 | -1/+1 |
| | | | | |||||
| | * | | Print help message for verific pass | Eddie Hung | 2019-11-19 | 1 | -9/+12 |
| | | | | |||||
| * | | | Merge pull request #1654 from YosysHQ/eddie/sby_fix69 | Claire Wolf | 2020-01-30 | 1 | -0/+6 |
| |\ \ \ | | | | | | | | | verific: unflatten struct ports | ||||
| | * | | | verific: also unflatten for 'hierarchy' flow as per @cliffordwolf | Eddie Hung | 2020-01-27 | 1 | -0/+3 |
| | | | | | |||||
| | * | | | verific: unflatten struct ports | Eddie Hung | 2020-01-24 | 1 | -0/+3 |
| | | |/ | |/| | |||||
| * | | | Add and use SigSpec::reverse() | Eddie Hung | 2020-01-28 | 1 | -3/+3 |
| | | | | |||||
| * | | | xilinx/ice40/ecp5: undo permuting LUT masks in lut_map | Eddie Hung | 2020-01-27 | 1 | -2/+4 |
| | | | | | | | | | | | | | Now done in read_aiger | ||||
| * | | | read_aiger: set abc9_box_seq attr | Eddie Hung | 2020-01-24 | 1 | -0/+1 |
| | | | | |||||
| * | | | read_aiger: also parse abc9_mergeability | Eddie Hung | 2020-01-22 | 2 | -2/+6 |
| | | | | |||||
| * | | | read_aiger: discard LUT inputs with nodeID == 0; not < 2 | Eddie Hung | 2020-01-21 | 1 | -1/+1 |
| | | | | |||||
| * | | | read_aiger: ignore constant inputs on LUTs | Eddie Hung | 2020-01-21 | 1 | -3/+7 |
| | | | | |||||
| * | | | Merge remote-tracking branch 'origin/master' into eddie/abc9_refactor | Eddie Hung | 2020-01-15 | 1 | -2/+2 |
| |\| | | |||||
| | * | | read_aiger: $lut prefix in front | Eddie Hung | 2020-01-15 | 1 | -2/+2 |
| | | | | |||||
| * | | | Merge remote-tracking branch 'origin/master' into eddie/abc9_refactor | Eddie Hung | 2020-01-14 | 2 | -13/+17 |
| |\| | | |||||
| | * | | read_aiger: also rename "$0" | Eddie Hung | 2020-01-14 | 1 | -2/+2 |
| | | | | |||||
| | * | | read_aiger: uniquify wires with $aiger<autoidx> prefix | Eddie Hung | 2020-01-13 | 2 | -9/+13 |
| | | | | |||||
| | * | | read_aiger: make $and/$not/$lut the prefix not suffix | Eddie Hung | 2020-01-13 | 1 | -5/+5 |
| | | | | |||||
| * | | | abc9: break SCC by setting (* keep *) on output wires | Eddie Hung | 2020-01-13 | 1 | -1/+3 |
| | | | | |||||
| * | | | read_aiger: more accurate debug message | Eddie Hung | 2020-01-09 | 1 | -2/+4 |
| | | | | |||||
| * | | | read_aiger: do not double-count outputs for flops | Eddie Hung | 2020-01-09 | 1 | -6/+0 |
| | | | | |||||
| * | | | Merge remote-tracking branch 'origin/master' into eddie/abc9_refactor | Eddie Hung | 2020-01-07 | 1 | -5/+20 |
| |\| | | |||||
| | * | | read_aiger: consistency between ascii and binary; also name latches | Eddie Hung | 2020-01-07 | 1 | -3/+9 |
| | | | | |||||
| | * | | read_aiger: connect identical signals together | Eddie Hung | 2020-01-07 | 1 | -0/+1 |
| | | | | |||||
| | * | | read_aiger: cope with latches and POs with same name | Eddie Hung | 2020-01-07 | 1 | -2/+12 |
| | | | | |||||
| | * | | read_aiger: default -clk_name to be empty | Eddie Hung | 2020-01-07 | 1 | -1/+1 |
| | | | | |||||
| * | | | read_aiger fixes | Eddie Hung | 2020-01-07 | 1 | -5/+5 |
| | | | | |||||
| * | | | read_aiger: do not process box connections, work standalone | Eddie Hung | 2020-01-07 | 1 | -115/+46 |
| | | | | |||||
| * | | | read_aiger: consistency between ascii and binary | Eddie Hung | 2020-01-07 | 1 | -13/+7 |
| | | | | |||||
| * | | | read_aiger: add -xaiger option | Eddie Hung | 2020-01-06 | 1 | -7/+17 |
| |/ / | |||||
| * | | parse_xaiger to not take box_lookup | Eddie Hung | 2019-12-31 | 2 | -18/+20 |
| | | | |||||
| * | | parse_xaiger to reorder ports too | Eddie Hung | 2019-12-31 | 1 | -41/+26 |
| | | | |||||
| * | | Merge remote-tracking branch 'origin/master' into xaig_dff | Eddie Hung | 2019-12-20 | 1 | -0/+16 |
| |\ \ | |||||
| | * \ | Merge pull request #1569 from YosysHQ/eddie/fix_1531 | Eddie Hung | 2019-12-19 | 1 | -0/+16 |
| | |\ \ | | | | | | | | | verilog: preserve size of $genval$-s in for loops | ||||
| | | * | | Stray log_dump | Eddie Hung | 2019-12-11 | 1 | -1/+0 |
| | | | | | |||||
| | | * | | Preserve size of $genval$-s in for loops | Eddie Hung | 2019-12-11 | 1 | -0/+17 |
| | | | | | |||||
| * | | | | Merge remote-tracking branch 'origin/master' into xaig_dff | Eddie Hung | 2019-12-19 | 4 | -7/+28 |
| |\| | | | |||||
| | * | | | Send people to symbioticeda.com instead of verific.com | Clifford Wolf | 2019-12-18 | 2 | -5/+26 |
| | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
| | * | | | Fixed some missing "verilog_" in documentation | Rodrigo Alejandro Melo | 2019-12-13 | 2 | -2/+2 |
| | |/ / | |||||
| * | | | aiger frontend to user shorter, $-prefixed, names | Eddie Hung | 2019-12-17 | 1 | -14/+14 |
| | | | | |||||
| * | | | Cleanup xaiger, remove unnecessary complexity with inout | Eddie Hung | 2019-12-17 | 1 | -23/+4 |
| | | | | |||||
| * | | | read_xaiger to cope with optional '\n' after 'c' | Eddie Hung | 2019-12-17 | 1 | -2/+2 |
| | | | | |||||
| * | | | Name inputs/outputs of aiger 'i%d' and 'o%d' | Eddie Hung | 2019-12-13 | 1 | -13/+6 |
| | | | | |||||
| * | | | Merge remote-tracking branch 'origin/master' into xaig_dff | Eddie Hung | 2019-12-06 | 2 | -5/+9 |
| |\| | | |||||
| | * | | Merge pull request #1551 from whitequark/manual-cell-operands | Clifford Wolf | 2019-12-05 | 1 | -5/+5 |
| | |\ \ | | | | | | | | | Clarify semantics of comb cells, in particular shifts | ||||
| | | * | | kernel: require \B_SIGNED=0 on $shl, $sshl, $shr, $sshr. | whitequark | 2019-12-04 | 1 | -5/+5 |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Before this commit, these cells would accept any \B_SIGNED and in case of \B_SIGNED=1, would still treat the \B input as unsigned. Also fix the Verilog frontend to never emit such constructs. | ||||
| | * | | | read_ilang: do bounds checking on bit indices | Marcin Kościelnicki | 2019-11-27 | 1 | -0/+4 |
| | |/ / | |||||
 |
index : iCE40/yosys | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |