Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | Merge pull request #2024 from YosysHQ/eddie/primitive_src | Eddie Hung | 2020-05-05 | 2 | -2/+6 |
|\ | | | | | verilog: set src attribute for primitives | ||||
| * | verilog: set src attribute for primitives | Eddie Hung | 2020-05-04 | 2 | -2/+6 |
| | | |||||
* | | verilog: fix specify src attribute | Eddie Hung | 2020-05-04 | 1 | -18/+20 |
|/ | |||||
* | Merge pull request #1996 from boqwxp/rtlil_source_locations | Eddie Hung | 2020-05-04 | 1 | -13/+13 |
|\ | | | | | frontend: Include complete source location instead of just `location.first_line` in `frontends/ast/genrtlil.cc`. | ||||
| * | frontend: Include complete source location instead of just ↵ | Alberto Gonzalez | 2020-05-01 | 1 | -13/+13 |
| | | | | | | | | `location.first_line` in `frontends/ast/genrtlil.cc`. | ||||
* | | aiger: fixes for ports that have start_offset != 0 | Eddie Hung | 2020-05-02 | 1 | -30/+47 |
| | | |||||
* | | Merge pull request #2001 from whitequark/wasi | whitequark | 2020-05-01 | 1 | -1/+1 |
|\ \ | | | | | | | Add WASI platform support | ||||
| * | | Add WASI platform support. | whitequark | 2020-04-30 | 1 | -1/+1 |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This includes the following significant changes: * Patching ezsat and minisat to disable resource limiting code on WASM/WASI, since the POSIX functions they use are unavailable. * Adding a new definition, YOSYS_DISABLE_SPAWN, present if platform does not support spawning subprocesses (i.e. Emscripten or WASI). This definition hides the definition of `run_command()`. * Adding a new Makefile flag, DISABLE_SPAWN, present in the same condition. This flag disables all passes that require spawning subprocesses for their function. | ||||
* | | | Merge pull request #1981 from YosysHQ/claire/fix1837 | Claire Wolf | 2020-05-01 | 1 | -0/+4 |
|\ \ \ | |/ / |/| | | Clear current_scope when done with RTLIL generation | ||||
| * | | Clear current_scope when done with RTLIL generation, fixes #1837 | Claire Wolf | 2020-04-22 | 1 | -0/+4 |
| | | | | | | | | | | | | Signed-off-by: Claire Wolf <claire@symbioticeda.com> | ||||
* | | | verific: ignore anonymous enums | Eddie Hung | 2020-04-30 | 1 | -1/+4 |
| | | | |||||
* | | | verific: support VHDL enums too | Eddie Hung | 2020-04-27 | 1 | -13/+43 |
| | | | |||||
* | | | verific: recover wiretype/enum attr as part of import_attributes() | Eddie Hung | 2020-04-27 | 2 | -6/+35 |
| | | | |||||
* | | | Revert "verific: import enum attributes from verific" | Eddie Hung | 2020-04-24 | 1 | -24/+0 |
| |/ |/| | | | | | This reverts commit 5028e17f7db11f901ce9e423dfe2c6f7e68259cc. | ||||
* | | verific: do not assert if wire not found; warn instead | Eddie Hung | 2020-04-23 | 1 | -2/+6 |
| | | |||||
* | | verific: import enum attributes from verific | Eddie Hung | 2020-04-22 | 1 | -0/+20 |
|/ | |||||
* | ilang, ast: Store parameter order and default value information. | Marcelina Kościelnicka | 2020-04-21 | 3 | -5/+13 |
| | | | | Fixes #1819, #1820. | ||||
* | Merge pull request #1851 from YosysHQ/claire/bitselwrite | Claire Wolf | 2020-04-21 | 4 | -15/+207 |
|\ | | | | | Improved rewrite code for writing to bit slice | ||||
| * | Make mask-and-shift the default for bitselwrite | Claire Wolf | 2020-04-16 | 1 | -1/+1 |
| | | | | | | | | Signed-off-by: Claire Wolf <claire@symbioticeda.com> | ||||
| * | Add LookaheadRewriter for proper bitselwrite support | Claire Wolf | 2020-04-16 | 4 | -4/+144 |
| | | | | | | | | Signed-off-by: Claire Wolf <claire@symbioticeda.com> | ||||
| * | Improved rewrite code for writing to bit slice (disabled for now) | Claire Wolf | 2020-04-15 | 1 | -12/+64 |
| | | | | | | | | | | | | | | | | | | This adds the new rewrite rule. But it's still missing a check that makes sure the new rewrite rule is actually a valid substitute in the always block being processed. Therefore the new rewrite rule is just disabled for now. Signed-off-by: Claire Wolf <claire@symbioticeda.com> | ||||
* | | Merge pull request #1961 from whitequark/paramod-original-name | whitequark | 2020-04-21 | 2 | -0/+5 |
|\ \ | | | | | | | ast, rpc: record original name of $paramod\* as \hdlname attribute | ||||
| * | | ast, rpc: record original name of $paramod\* as \hdlname attribute. | whitequark | 2020-04-18 | 2 | -0/+5 |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | The $paramod name mangling is not invertible (the \ character, which separates the module name from the parameters, is valid in the module name itself), which does not stop people from trying to invert it. This commit makes it easy to invert the name mangling by storing the original name explicitly, and fixes the firrtl backend to use the newly introduced attribute. | ||||
* | | | Extend support for format strings in Verilog front-end | Claire Wolf | 2020-04-18 | 1 | -8/+38 |
| | | | | | | | | | | | | Signed-off-by: Claire Wolf <claire@symbioticeda.com> | ||||
* | | | Set Verilog source location for explicit blocks (`begin` ... `end`). | Alberto Gonzalez | 2020-04-17 | 1 | -0/+1 |
| | | | |||||
* | | | Add Verilog source location information to `AST_POSEDGE` and `AST_NEGEDGE` ↵ | Alberto Gonzalez | 2020-04-17 | 1 | -0/+2 |
|/ / | | | | | | | nodes. | ||||
* | | Add location information to `AST_CONSTANT` nodes. | Alberto Gonzalez | 2020-04-16 | 1 | -0/+3 |
| | | |||||
* | | ast: Fix handling of identifiers in the global scope | David Shah | 2020-04-16 | 2 | -2/+7 |
|/ | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
* | Merge pull request #1918 from whitequark/simplify-improve_enum | whitequark | 2020-04-15 | 1 | -5/+3 |
|\ | | | | | ast/simplify: improve enum handling | ||||
| * | ast/simplify: improve enum handling. | whitequark | 2020-04-15 | 1 | -5/+3 |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Before this commit, enum values were serialized as attributes of form \enum_<width>_<value> where <value> was a decimal signed integer. This has multiple drawbacks: * Enums with large values would be hard to process for downstream tooling that cannot parse arbitrary precision decimals. (In fact Yosys also did not correctly process enums with large values, and would overflow `int`.) * Enum value attributes were not confined to their own namespace, making it harder for downstream tooling to enumerate all such attributes, as opposed to looking up any specific value. * Enum values could not include x or z, which are explicitly permitted in the SystemVerilog standard. After this commit, enum values are serialized as attributes of form \enum_value_<value> where <value> is a bit sequence of the appropriate width. | ||||
* | | Fix 5bba9c3, closes #1876 | Claire Wolf | 2020-04-14 | 1 | -7/+13 |
| | | | | | | | | Signed-off-by: Claire Wolf <claire@symbioticeda.com> | ||||
* | | Merge pull request #1879 from jjj11x/jjj11x/package_decl | whitequark | 2020-04-14 | 2 | -1/+25 |
|\ \ | | | | | | | support using previously declared types/localparams/parameters in package | ||||
| * | | support using previously declared types/localparams/params in package | Jeff Wang | 2020-04-07 | 2 | -1/+25 |
| | | | | | | | | | | | | | | | | | | | | | (parameters in systemverilog packages can't actually be overridden, so allowing parameters in addition to localparams doesn't actually add any new functionality, but it's useful to be able to use the parameter keyword also) | ||||
* | | | Merge pull request #1880 from jjj11x/duplicate_enum | whitequark | 2020-04-14 | 1 | -2/+3 |
|\ \ \ | |_|/ |/| | | duplicated enum item names should result in an error | ||||
| * | | duplicated enum item names should result in an error | Jeff Wang | 2020-04-07 | 1 | -2/+3 |
| |/ | |||||
* | | Merge pull request #1910 from boqwxp/cleanup_ilang_parser | whitequark | 2020-04-13 | 1 | -4/+4 |
|\ \ | | | | | | | Clean up pseudo-private member usage in `frontends/ilang/ilang_parser.y`. | ||||
| * | | Clean up pseudo-private member usage in `frontends/ilang/ilang_parser.y`. | Alberto Gonzalez | 2020-04-13 | 1 | -4/+4 |
| | | | |||||
* | | | verilog: Fix write to deleted object | David Shah | 2020-04-12 | 1 | -1/+0 |
|/ / | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
* | | Merge pull request #1875 from whitequark/read_ilang-int_overflow | whitequark | 2020-04-09 | 2 | -2/+14 |
|\ \ | | | | | | | Improve handling of integer literals in RTLIL frontend | ||||
| * | | read_ilang: improve style. NFC. | whitequark | 2020-04-06 | 1 | -2/+1 |
| | | | | | | | | | Co-Authored-By: Alberto Gonzalez <61295559+boqwxp@users.noreply.github.com> | ||||
| * | | read_ilang: improve error message for overly long wires. | whitequark | 2020-04-06 | 1 | -0/+3 |
| | | | | | | | | | | | | Fixes #1838. | ||||
| * | | read_ilang: detect overflow of integer literals. | whitequark | 2020-04-06 | 1 | -1/+11 |
| |/ | |||||
* / | aigerparse: only define __STDC_FORMAT_MACROS it not already before. | Henner Zeller | 2020-04-07 | 1 | -0/+2 |
|/ | |||||
* | Merge pull request #1853 from YosysHQ/eddie/fix_dynslice | Eddie Hung | 2020-04-02 | 1 | -1/+2 |
|\ | | | | | ast: cap dynamic range select to size of signal, suppresses warnings | ||||
| * | ast: cap dynamic range select to size of signal, suppresses warnings | Eddie Hung | 2020-04-01 | 1 | -1/+2 |
| | | |||||
* | | Merge pull request #1767 from YosysHQ/eddie/idstrings | Eddie Hung | 2020-04-02 | 9 | -449/+437 |
|\ \ | | | | | | | IdString: use more ID::*, make them easier to use, speed up IdString::in() | ||||
| * | | kernel: big fat patch to use more ID::*, otherwise ID(*) | Eddie Hung | 2020-04-02 | 8 | -313/+301 |
| | | | |||||
| * | | kernel: use more ID::* | Eddie Hung | 2020-04-02 | 9 | -142/+142 |
| | | | |||||
* | | | Merge pull request #1846 from dh73/ast_fe | Claire Wolf | 2020-04-02 | 1 | -0/+3 |
|\ \ \ | |/ / |/| | | Adding error message for when size (width) of number literal is zero | ||||
| * | | Replacing log_error for log_file_error due consistency | Diego H | 2020-03-31 | 1 | -2/+1 |
| | | |