Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | rename: Add -witness mode | Jannis Harder | 2022-08-16 | 1 | -0/+81 |
| | |||||
* | rename: add -scramble-name option to randomly rename selections | Lofty | 2022-08-08 | 1 | -0/+56 |
| | |||||
* | Updating help-text with nakengelhardts suggestion. | bfg86 | 2022-06-13 | 1 | -2/+2 |
| | |||||
* | Add -suffix option to rename -wire. | bfg86 | 2022-02-11 | 1 | -4/+13 |
| | | | | See #3195 | ||||
* | Fixing old e-mail addresses and deadnames | Claire Xenia Wolf | 2021-06-08 | 1 | -1/+1 |
| | | | | | | | | s/((Claire|Xen|Xenia|Clifford)\s+)+(Wolf|Xen)\s+<(claire|clifford)@(symbioticeda.com|clifford.at|yosyshq.com)>/Claire Xenia Wolf <claire@yosyshq.com>/gi; s/((Nina|Nak|N\.)\s+)+Engelhardt\s+<nak@(symbioticeda.com|yosyshq.com)>/N. Engelhardt <nak@yosyshq.com>/gi; s/((David)\s+)+Shah\s+<(dave|david)@(symbioticeda.com|yosyshq.com|ds0.me)>/David Shah <dave@ds0.me>/gi; s/((Miodrag)\s+)+Milanovic\s+<(miodrag|micko)@(symbioticeda.com|yosyshq.com)>/Miodrag Milanovic <micko@yosyshq.com>/gi; s,https?://www.clifford.at/yosys/,http://yosyshq.net/yosys/,g; | ||||
* | use the new isPublic() in a few places | N. Engelhardt | 2020-09-14 | 1 | -2/+2 |
| | |||||
* | Use C++11 final/override keywords. | whitequark | 2020-06-18 | 1 | -2/+2 |
| | |||||
* | Use `dict` instead of `std::map`. | Alberto Gonzalez | 2020-04-16 | 1 | -9/+9 |
| | | | | Co-Authored-By: Eddie Hung <eddie@fpgeh.com> | ||||
* | Revert to `stringf()` rather than stringstreams. | Alberto Gonzalez | 2020-04-16 | 1 | -12/+8 |
| | |||||
* | Clean up pseudo-private member usage in `passes/cmds/rename.cc`. | Alberto Gonzalez | 2020-04-16 | 1 | -119/+107 |
| | |||||
* | Add "rename -output" | Clifford Wolf | 2019-03-27 | 1 | -3/+23 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Improve "rename" help message | Clifford Wolf | 2019-03-27 | 1 | -0/+6 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Rename cells based on the wires they drive. | Scott Mansell | 2019-01-06 | 1 | -0/+66 |
| | |||||
* | rename: add -src, for inferring names from source locations. | whitequark | 2018-12-05 | 1 | -0/+50 |
| | |||||
* | Consistent use of 'override' for virtual methods in derived classes. | Henner Zeller | 2018-07-20 | 1 | -2/+2 |
| | | | | | | | | | o Not all derived methods were marked 'override', but it is a great feature of C++11 that we should make use of. o While at it: touched header files got a -*- c++ -*- for emacs to provide support for that language. o use YS_OVERRIDE for all override keywords (though we should probably use the plain keyword going forward now that C++11 is established) | ||||
* | Fixed trailing whitespaces | Clifford Wolf | 2015-07-02 | 1 | -3/+3 |
| | |||||
* | Added design->rename(module, new_name) | Clifford Wolf | 2015-06-30 | 1 | -3/+1 |
| | |||||
* | Added "rename -top new_name" | Clifford Wolf | 2015-06-17 | 1 | -0/+27 |
| | |||||
* | Fixed iterator invalidation bug in "rename" command | Clifford Wolf | 2015-02-09 | 1 | -3/+4 |
| | |||||
* | Added Yosys::{dict,nodict,vector} container types | Clifford Wolf | 2014-12-26 | 1 | -4/+4 |
| | |||||
* | Added missing fixup_ports() calls to "rename" command | Clifford Wolf | 2014-11-08 | 1 | -0/+4 |
| | |||||
* | namespace Yosys | Clifford Wolf | 2014-09-27 | 1 | -0/+4 |
| | |||||
* | Implemented "rename -enumerate -pattern" | Clifford Wolf | 2014-08-26 | 1 | -4/+13 |
| | |||||
* | Refactoring: Renamed RTLIL::Design::modules to modules_ | Clifford Wolf | 2014-07-27 | 1 | -7/+7 |
| | |||||
* | Refactoring: Renamed RTLIL::Module::cells to cells_ | Clifford Wolf | 2014-07-27 | 1 | -5/+5 |
| | |||||
* | Refactoring: Renamed RTLIL::Module::wires to wires_ | Clifford Wolf | 2014-07-27 | 1 | -5/+5 |
| | |||||
* | Changed more code to the new RTLIL::Wire constructors | Clifford Wolf | 2014-07-26 | 1 | -10/+4 |
| | |||||
* | Added "rename -hide" command | Clifford Wolf | 2014-01-02 | 1 | -1/+44 |
| | |||||
* | Improved handling of private names in opt_clean and rename commands | Clifford Wolf | 2013-08-07 | 1 | -5/+37 |
| | |||||
* | Added renaming of wires and cells to "rename" command | Clifford Wolf | 2013-06-19 | 1 | -2/+28 |
| | |||||
* | Added "rename" command | Clifford Wolf | 2013-06-10 | 1 | -0/+94 |