aboutsummaryrefslogtreecommitdiffstats
path: root/passes/sat/sim.cc
Commit message (Collapse)AuthorAgeFilesLines
* memory: Introduce $meminit_v2 cell, with EN input.Marcelina Kościelnicka2021-07-281-0/+1
|
* Fixing old e-mail addresses and deadnamesClaire Xenia Wolf2021-06-081-1/+1
| | | | | | | | s/((Claire|Xen|Xenia|Clifford)\s+)+(Wolf|Xen)\s+<(claire|clifford)@(symbioticeda.com|clifford.at|yosyshq.com)>/Claire Xenia Wolf <claire@yosyshq.com>/gi; s/((Nina|Nak|N\.)\s+)+Engelhardt\s+<nak@(symbioticeda.com|yosyshq.com)>/N. Engelhardt <nak@yosyshq.com>/gi; s/((David)\s+)+Shah\s+<(dave|david)@(symbioticeda.com|yosyshq.com|ds0.me)>/David Shah <dave@ds0.me>/gi; s/((Miodrag)\s+)+Milanovic\s+<(miodrag|micko)@(symbioticeda.com|yosyshq.com)>/Miodrag Milanovic <micko@yosyshq.com>/gi; s,https?://www.clifford.at/yosys/,http://yosyshq.net/yosys/,g;
* sim: Add wide port support.Marcelina Kościelnicka2021-05-251-3/+3
|
* kernel/rtlil: Extract some helpers for checking memory cell types.Marcelina Kościelnicka2021-05-221-1/+1
| | | | | | There will soon be more (versioned) memory cells, so handle passes that only care if a cell is memory-related by a simple helper call instead of a hardcoded list.
* sim: Avoid a crash on empty cell connection.Marcelina Kościelnicka2021-03-081-1/+1
| | | | Fixes #2513.
* Add rewrite_filename for sim -vcd argument.Chris Dailey2020-11-241-1/+3
|
* Merge pull request #2403 from nakengelhardt/sim_timescaleN. Engelhardt2020-10-221-0/+21
|\ | | | | sim -vcd: add date, version, and option for timescale
| * use strftime instead of put_time for gcc 4.8 compatibilityN. Engelhardt2020-10-211-4/+5
| |
| * wild guessing at the problem because it builds fine on my machinesN. Engelhardt2020-10-161-0/+3
| |
| * sim -vcd: add date, version, and option for timescaleN. Engelhardt2020-10-161-0/+17
| |
* | sim: Use Mem helper.Marcelina Kościelnicka2020-10-211-103/+90
|/
* sim - error when memrd and memwr detectedMiodrag Milanovic2020-06-291-1/+4
|
* Use C++11 final/override keywords.whitequark2020-06-181-2/+2
|
* sim: Fix handling of constant-connected cell inputs at startupDavid Shah2020-04-211-1/+5
| | | | Signed-off-by: David Shah <dave@ds0.me>
* kernel: big fat patch to use more ID::*, otherwise ID(*)Eddie Hung2020-04-021-57/+57
|
* kernel: use more ID::*Eddie Hung2020-04-021-11/+11
|
* Fix sim for assignments with lhs<rhs size, fixes #1565Clifford Wolf2019-12-171-1/+1
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Error out if no top module given before 'sim'Eddie Hung2019-06-051-0/+5
|
* Fixed minor typo in "sim" help messageacw12512018-09-121-1/+1
|
* Consistent use of 'override' for virtual methods in derived classes.Henner Zeller2018-07-201-2/+2
| | | | | | | | | o Not all derived methods were marked 'override', but it is a great feature of C++11 that we should make use of. o While at it: touched header files got a -*- c++ -*- for emacs to provide support for that language. o use YS_OVERRIDE for all override keywords (though we should probably use the plain keyword going forward now that C++11 is established)
* Rename "singleton" pass to "uniquify"Clifford Wolf2017-08-201-1/+1
|
* Add "sim -zinit -rstlen"Clifford Wolf2017-08-181-1/+53
|
* Add "sim" support for memoriesClifford Wolf2017-08-181-2/+136
|
* Add support for assert/assume/cover to "sim" commandClifford Wolf2017-08-181-4/+47
|
* Add writeback mode to "sim" commandClifford Wolf2017-08-171-0/+44
|
* Improve "sim" commandClifford Wolf2017-08-171-54/+272
|
* Add "sim" command skeletonClifford Wolf2017-08-161-0/+371