aboutsummaryrefslogtreecommitdiffstats
path: root/passes/sat
Commit message (Collapse)AuthorAgeFilesLines
...
* | CleanupMiodrag Milanovic2022-03-021-10/+7
| |
* | Refactor sim output writersMiodrag Milanovic2022-02-281-213/+257
| |
* | Quick fixMiodrag Milanovic2022-02-281-0/+2
| |
* | Add writing of aiw files to "sim" commandClaire Xenia Wolf2022-02-281-1/+87
| | | | | | | | Signed-off-by: Claire Xenia Wolf <claire@clairexen.net>
* | Hotfix in AIGER witness reader state machineClaire Xenia Wolf2022-02-281-0/+1
|/ | | | Signed-off-by: Claire Xenia Wolf <claire@clairexen.net>
* Support extended aiw formatMiodrag Milanovic2022-02-271-23/+44
|
* Fix for last clock edge dataMiodrag Milanovic2022-02-251-3/+1
|
* Experimental sim changesClaire Xenia Wolf2022-02-251-20/+22
|
* Merge pull request #3211 from YosysHQ/micko/witnessClaire Xen2022-02-221-1/+96
|\ | | | | Add support for AIGER witness files in "sim" command
| * Fix cycle 0 in aiger witness co-simulationClaire Xenia Wolf2022-02-181-12/+15
| | | | | | | | Signed-off-by: Claire Xenia Wolf <claire@clairexen.net>
| * Added AIGER witness file co simulationMiodrag Milanovic2022-02-181-1/+93
| |
* | Fix handling of ce_over_srstMiodrag Milanovic2022-02-211-3/+2
|/
* simplify logic of handling flip-flops and latchesMiodrag Milanovic2022-02-181-118/+42
|
* Review cleanupMiodrag Milanovic2022-02-171-6/+5
|
* Add support for various ff/latch cells simulationMiodrag Milanovic2022-02-161-60/+204
|
* Merge branch 'master' into clk2ff-better-namesClaire Xen2022-02-1114-88/+534
|\
| * Merge pull request #3185 from YosysHQ/micko/co_simMiodrag Milanović2022-02-071-21/+430
| |\ | | | | | | Add co-simulation in sim pass
| | * Error detection for co-simulationMiodrag Milanovic2022-02-041-0/+3
| | |
| | * bug fix and cleanupsMiodrag Milanovic2022-02-041-5/+5
| | |
| | * respect hide_internal flagMiodrag Milanovic2022-02-021-1/+1
| | |
| | * unify cycles counting and cleanupMiodrag Milanovic2022-02-021-36/+35
| | |
| | * added stimulus mode and param checkMiodrag Milanovic2022-02-021-5/+31
| | |
| | * error when no signal foundMiodrag Milanovic2022-01-311-0/+2
| | |
| | * CleanupMiodrag Milanovic2022-01-311-1/+1
| | |
| | * Compare bits when not all are definedMiodrag Milanovic2022-01-311-3/+17
| | |
| | * CleanupMiodrag Milanovic2022-01-311-2/+2
| | |
| | * message updateMiodrag Milanovic2022-01-311-1/+1
| | |
| | * Display simulation time dataMiodrag Milanovic2022-01-311-1/+4
| | |
| | * Use edges when explicitMiodrag Milanovic2022-01-311-1/+5
| | |
| | * Updating initial state and checksMiodrag Milanovic2022-01-311-15/+28
| | |
| | * Fix scopeMiodrag Milanovic2022-01-311-1/+1
| | |
| | * check if stop before startMiodrag Milanovic2022-01-281-0/+3
| | |
| | * set initial state, only flip-flopsMiodrag Milanovic2022-01-281-1/+28
| | |
| | * ignore not found private signalsMiodrag Milanovic2022-01-281-0/+3
| | |
| | * recursive checkMiodrag Milanovic2022-01-281-26/+34
| | |
| | * Do actual compareMiodrag Milanovic2022-01-281-5/+16
| | |
| | * Add more options and time handlingMiodrag Milanovic2022-01-281-2/+103
| | |
| | * Display values of outputsMiodrag Milanovic2022-01-261-12/+10
| | |
| | * Check if stimulatedMiodrag Milanovic2022-01-261-0/+14
| | |
| | * Read fst and use data to set inputsMiodrag Milanovic2022-01-261-10/+92
| | |
| | * Add ability to write to FST fileMiodrag Milanovic2022-01-261-11/+109
| | |
| * | Add $bmux and $demux cells.Marcelina Kościelnicka2022-01-281-0/+6
| |/
| * FfData: some refactoring.Marcelina Kościelnicka2021-10-072-26/+22
| | | | | | | | | | | | | | | | | | | | - FfData now keeps track of the module and underlying cell, if any (so calling emit on FfData created from a cell will replace the existing cell) - FfData implementation is split off to its own .cc file for faster compilation - the "flip FF data sense by inserting inverters in front and after" functionality that zinit uses is moved onto FfData class and beefed up to have dffsr support, to support more use cases
| * kernel/ff: Refactor FfData to enable FFs with async load.Marcelina Kościelnicka2021-10-022-31/+64
| | | | | | | | | | | | | | | | | | | | - *_en is split into *_ce (clock enable) and *_aload (async load aka latch gate enable), so both can be present at once - has_d is removed - has_gclk is added (to have a clear marker for $ff) - d_is_const and val_d leftovers are removed - async2sync, clk2fflogic, opt_dff are updated to operate correctly on FFs with async load
| * memory: Introduce $meminit_v2 cell, with EN input.Marcelina Kościelnicka2021-07-281-0/+1
| |
| * Use HTTPS for website links, gatecat emailClaire Xenia Wolf2021-06-091-1/+1
| | | | | | | | | | | | | | | | | | | | git ls-tree -r --name-only HEAD | xargs sed -i -rf ~/fixemails.sed s/((Claire|Xen|Xenia|Clifford)\s+)+(Wolf|Xen)\s+<(claire|clifford)@(symbioticeda.com|clifford.at|yosyshq.com)>/Claire Xenia Wolf <claire@yosyshq.com>/gi; s/((Nina|Nak|N\.)\s+)+Engelhardt\s+<nak@(symbioticeda.com|yosyshq.com)>/N. Engelhardt <nak@yosyshq.com>/gi; s/((David)\s+)+(Shah|gatecat)\s+<(dave|david|gatecat)@(symbioticeda.com|yosyshq.com|ds0.me)>/gatecat <gatecat@ds0.me>/gi; s/((Miodrag)\s+)+Milanovic\s+<(miodrag|micko)@(symbioticeda.com|yosyshq.com)>/Miodrag Milanovic <micko@yosyshq.com>/gi; s,https?://www.clifford.at/yosys/|http://yosyshq.net/yosys/,https://yosyshq.net/yosys/,g;
| * Fixing old e-mail addresses and deadnamesClaire Xenia Wolf2021-06-0814-15/+15
| | | | | | | | | | | | | | | | s/((Claire|Xen|Xenia|Clifford)\s+)+(Wolf|Xen)\s+<(claire|clifford)@(symbioticeda.com|clifford.at|yosyshq.com)>/Claire Xenia Wolf <claire@yosyshq.com>/gi; s/((Nina|Nak|N\.)\s+)+Engelhardt\s+<nak@(symbioticeda.com|yosyshq.com)>/N. Engelhardt <nak@yosyshq.com>/gi; s/((David)\s+)+Shah\s+<(dave|david)@(symbioticeda.com|yosyshq.com|ds0.me)>/David Shah <dave@ds0.me>/gi; s/((Miodrag)\s+)+Milanovic\s+<(miodrag|micko)@(symbioticeda.com|yosyshq.com)>/Miodrag Milanovic <micko@yosyshq.com>/gi; s,https?://www.clifford.at/yosys/,http://yosyshq.net/yosys/,g;
| * sim: Add wide port support.Marcelina Kościelnicka2021-05-251-3/+3
| |
| * kernel/rtlil: Extract some helpers for checking memory cell types.Marcelina Kościelnicka2021-05-221-1/+1
| | | | | | | | | | | | There will soon be more (versioned) memory cells, so handle passes that only care if a cell is memory-related by a simple helper call instead of a hardcoded list.
| * sim: Avoid a crash on empty cell connection.Marcelina Kościelnicka2021-03-081-1/+1
| | | | | | | | Fixes #2513.
generated by cgit v1.2.3 (git 2.25.1) at 2025-04-09 11:05:55 +0000