aboutsummaryrefslogtreecommitdiffstats
path: root/passes/techmap
Commit message (Collapse)AuthorAgeFilesLines
...
| | * More cleanupEddie Hung2019-07-121-11/+10
| | |
| | * CleanupEddie Hung2019-07-121-46/+16
| | |
| | * CleanupEddie Hung2019-07-121-7/+1
| | |
| | * CleanupEddie Hung2019-07-121-13/+109
| | |
| * | Merge pull request #1186 from YosysHQ/eddie/abc9_ice40_fixEddie Hung2019-07-161-2/+2
| |\ \ | | | | | | | | abc9/ice40: encapsulate SB_CARRY+SB_LUT4 into one box
| | * | Do not double count cells in abcEddie Hung2019-07-121-2/+2
| | |/
| * | Fix check logic in extract_faMiodrag Milanovic2019-07-161-2/+2
| | |
| * | If ConstEval fails do not log_abort() but return gracefullyEddie Hung2019-07-131-4/+8
| |/
| * Enable &mfs for abc9, even if it only currently works for ice40Eddie Hung2019-07-111-1/+1
| |
| * attrmap: also consider process, switch and case attributes.whitequark2019-07-101-0/+19
| |
* | Error out if abc9 not called with -lut or -lutsEddie Hung2019-07-111-0/+3
| |
* | Count $_NOT_ cells turned into $lutsEddie Hung2019-07-111-7/+2
| |
* | WIP for fixing partitioning, temporarily do not partitionEddie Hung2019-07-111-12/+34
| |
* | write_verilog with *.v extensionEddie Hung2019-07-101-1/+1
| |
* | Remove -retime from abc9, revert to abc behav with separate clock/en domainsEddie Hung2019-07-101-29/+61
| |
* | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-07-102-8/+22
|\|
| * Increment _TECHMAP_BITS_CONNMAP_ by one since counting from zeroEddie Hung2019-07-091-0/+3
| |
| * Update muxcover doc as per @ZirconiumXEddie Hung2019-07-081-5/+10
| |
| * atoi -> stoiEddie Hung2019-07-081-5/+5
| |
| * Add muxcover -mux2=cost optionEddie Hung2019-07-081-1/+7
| |
* | Also remove $__ABC_FF_Eddie Hung2019-07-011-1/+1
| |
* | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-07-014-91/+232
|\|
| * Make abc9 pass aware of optional ABCEXTERNAL overrideGabriel L. Somlo2019-06-281-0/+1
| | | | | | | | Signed-off-by: Gabriel Somlo <gsomlo@gmail.com>
| * Fix spacingEddie Hung2019-06-281-2/+2
| |
| * Do not use Module::remove() iterator versionEddie Hung2019-06-271-5/+6
| |
| * Remove &retime when abc9 -fastEddie Hung2019-06-271-1/+1
| |
| * Cleanup abc9.ccEddie Hung2019-06-271-15/+17
| |
| * Merge origin/masterEddie Hung2019-06-271-6/+25
| |
| * Fix spacingEddie Hung2019-06-261-38/+38
| |
| * Support more than one port in the abc_scc_break attrEddie Hung2019-06-261-38/+42
| |
| * nullptr checkEddie Hung2019-06-251-0/+1
| |
| * Fix for abc_scc_break is busEddie Hung2019-06-241-21/+23
| |
| * More meaningful error messageEddie Hung2019-06-241-0/+2
| |
| * Do not use log_id as it strips \\, also fix scc for |wire| > 1Eddie Hung2019-06-241-13/+30
| |
| * Fix abc9's scc breaker, also break on abc_scc_break attrEddie Hung2019-06-241-9/+31
| |
| * Merge remote-tracking branch 'origin/master' into xaigEddie Hung2019-06-212-48/+114
| |\
| | * Merge pull request #1108 from YosysHQ/clifford/fix1091Eddie Hung2019-06-211-45/+99
| | |\ | | | | | | | | Add support for partial matches to muxcover
| | | * Replace "muxcover -freedecode" with "muxcover -dmux=cost"Clifford Wolf2019-06-211-15/+14
| | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| | | * Add "muxcover -freedecode"Clifford Wolf2019-06-211-0/+14
| | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| | | * Improvements in muxcoverClifford Wolf2019-06-201-38/+55
| | | | | | | | | | | | | | | | | | | | | | | | | | | | - Slightly under-estimate cost of decoder muxes - Prefer larger muxes at tree root at same cost - Don't double-count input cost for partial muxes - Add debug log output
| | | * Add support for partial matches to muxcover, fixes #1091Clifford Wolf2019-06-201-7/+31
| | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| | * | Merge pull request #1085 from YosysHQ/eddie/shregmap_improveEddie Hung2019-06-211-3/+15
| | |\ \ | | | |/ | | |/| Improve shregmap to handle case where first flop is common to two chains
| | | * Actually, there might not be any harm in updating sigmap...Eddie Hung2019-06-201-3/+1
| | | |
| | | * Add comment as per @cliffordwolfEddie Hung2019-06-201-0/+11
| | | |
| | | * Revert "Try way that doesn't involve creating a new wire"Eddie Hung2019-06-111-15/+10
| | | | | | | | | | | | | | | | This reverts commit 2f427acc9ed23c77e89386f4fbf53ac580bf0f0b.
| * | | Do not rename non LUT cells in abc9Eddie Hung2019-06-211-11/+16
| | | |
| * | | Fix gcc warning of potentially uninitialisedEddie Hung2019-06-201-2/+2
| | | |
| * | | Fix simple_abc9/generate test with 1'bx at MSBEddie Hung2019-06-201-1/+1
| | | |
| * | | Merge remote-tracking branch 'origin/master' into xaigEddie Hung2019-06-202-3/+5
| |\| |
| | * | Improve shregmap help message, fixes #1113Clifford Wolf2019-06-201-0/+2
| | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>