aboutsummaryrefslogtreecommitdiffstats
path: root/passes/techmap
Commit message (Collapse)AuthorAgeFilesLines
* Add abc9.dff scratchpad optionEddie Hung2020-01-061-0/+1
|
* Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2020-01-062-191/+281
|\
| * check scratchpad for arguments in abc pass tooN. Engelhardt2020-01-061-157/+214
| |
| * inherit default values when checking scratchpad for argumentsN. Engelhardt2020-01-061-27/+10
| |
| * share codepath for scratchpad argument handling with command argumentsN. Engelhardt2020-01-031-40/+84
| |
| * Merge branch 'master' of https://github.com/YosysHQ/yosys into ↵N. Engelhardt2020-01-033-51/+102
| |\ | | | | | | | | | abc_scratchpad_script
| * | check scratchpad variable abc9.scriptfileN. Engelhardt2019-12-171-0/+2
| | |
| * | check scratchpad variables for custom abc scriptsN. Engelhardt2019-12-132-0/+4
| | |
* | | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2020-01-022-11/+18
|\ \ \ | | |/ | |/|
| * | Merge pull request #1601 from YosysHQ/eddie/synth_retimeEddie Hung2020-01-021-11/+15
| |\ \ | | | | | | | | "abc -dff" to no longer retime by default
| | * | Revert "ABC to call retime all the time"Eddie Hung2019-12-301-11/+15
| | | | | | | | | | | | | | | | This reverts commit 9aa94370a54c016421740d2ce32ef0aa338d0dbd.
| * | | take skip wire bits into accountMiodrag Milanovic2020-01-011-0/+3
| | | |
| * | | GrammarEddie Hung2019-12-301-1/+1
| |/ /
* | | Update docEddie Hung2020-01-021-4/+4
| | |
* | | abc9 -keepff -> -dff; refactor dff operationsEddie Hung2020-01-021-19/+30
| | |
* | | Cleanup abc9, update doc for -keepff optionEddie Hung2020-01-011-6/+5
| | |
* | | Restore abc9 -keepffEddie Hung2020-01-011-39/+40
| | |
* | | attributes.count() -> get_bool_attribute()Eddie Hung2020-01-011-2/+2
| | |
* | | parse_xaiger to not take box_lookupEddie Hung2019-12-311-43/+4
| | |
* | | Do not re-order carry chain ports, just precompute iteration orderEddie Hung2019-12-311-22/+0
| | |
* | | Remove delay targets docEddie Hung2019-12-301-9/+0
| | |
* | | write_xaiger to use scratchpad for stats; cleanup abc9Eddie Hung2019-12-301-173/+15
| | |
* | | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-12-301-23/+68
|\| |
| * | iopadmap: Emit tristate buffers with const OE for some edge cases.Marcin Kościelnicki2019-12-251-23/+68
| | |
* | | Add "synth_xilinx -dff" option, cleanup abc9Eddie Hung2019-12-301-49/+19
| | |
* | | GrammarEddie Hung2019-12-301-1/+1
| | |
* | | Disable clock domain partitioning in Yosys pass, let ABC do itEddie Hung2019-12-231-6/+22
| | |
* | | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-12-201-19/+18
|\| |
| * | Interpret "abc9 -lut" as lut string only if [0-9:]Eddie Hung2019-12-181-19/+18
| |/
* | Split into $__ABC9_ASYNC[01], do not add cell->type to clkdomain_tEddie Hung2019-12-191-5/+5
| |
* | Remove &verify -sEddie Hung2019-12-171-1/+1
| |
* | Use pool<> instead of std::set<> to preserver orderingEddie Hung2019-12-171-6/+6
| |
* | Put $__ABC9_{FF_,ASYNC} into same clock domain as abc9_flopEddie Hung2019-12-161-5/+27
| |
* | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-12-062-175/+137
|\|
| * iopadmap: Refactor and fix tristate buffer mapping. (#1527)Marcin Kościelnicki2019-12-041-146/+97
| | | | | | | | | | | | | | The previous code for rerouting wires when inserting tristate buffers was overcomplicated and didn't handle all cases correctly (in particular, only cell connections were rewired — internal connections were not).
| * abc9: Fix breaking of SCCsDavid Shah2019-12-011-29/+40
| | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
* | Call abc9 with "&write -n", and parse_xaiger() to copeEddie Hung2019-12-061-2/+2
| |
* | Fix abc9 re-integration, remove abc9_control_wire, use cell->type asEddie Hung2019-12-061-39/+15
| | | | | | | | as part of clock domain for mergeability class
* | abc9 to do clock partitioning againEddie Hung2019-12-051-37/+144
| |
* | Add assertionEddie Hung2019-12-031-0/+1
| |
* | Add abc9_init wire, attach to abc9_flop cellEddie Hung2019-12-031-2/+12
| |
* | CleanupEddie Hung2019-12-011-3/+2
| |
* | Fix debugEddie Hung2019-11-251-3/+3
| |
* | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-11-251-0/+41
|\|
| * clkbufmap: Add support for inverters in clock path.Marcin Kościelnicki2019-11-251-0/+41
| |
* | abc9 to contain time callEddie Hung2019-11-251-1/+1
| |
* | abc9 to no longer to clock partitioning, operate on whole modules onlyEddie Hung2019-11-251-139/+32
| |
* | Conditioning abc9 on POs not accurate due to cellsEddie Hung2019-11-231-15/+6
| |
* | Merge remote-tracking branch 'origin/eddie/clkpart' into xaig_dffEddie Hung2019-11-222-270/+0
|\ \
| * | Move clkpart into passes/hierarchyEddie Hung2019-11-222-270/+0
| | |