| Commit message (Collapse) | Author | Age | Files | Lines | ||
|---|---|---|---|---|---|---|
| ... | ||||||
| | * | | | | | Cleanup | Eddie Hung | 2019-12-01 | 1 | -3/+2 | |
| | | | | | | | ||||||
| | * | | | | | Fix debug | Eddie Hung | 2019-11-25 | 1 | -3/+3 | |
| | | | | | | | ||||||
| | * | | | | | Merge remote-tracking branch 'origin/master' into xaig_dff | Eddie Hung | 2019-11-25 | 1 | -0/+41 | |
| | |\ \ \ \ \ | ||||||
| | * | | | | | | abc9 to contain time call | Eddie Hung | 2019-11-25 | 1 | -1/+1 | |
| | | | | | | | | ||||||
| | * | | | | | | abc9 to no longer to clock partitioning, operate on whole modules only | Eddie Hung | 2019-11-25 | 1 | -139/+32 | |
| | | | | | | | | ||||||
| | * | | | | | | Conditioning abc9 on POs not accurate due to cells | Eddie Hung | 2019-11-23 | 1 | -15/+6 | |
| | | | | | | | | ||||||
| | * | | | | | | Merge remote-tracking branch 'origin/eddie/clkpart' into xaig_dff | Eddie Hung | 2019-11-22 | 2 | -270/+0 | |
| | |\ \ \ \ \ \ | ||||||
| | | * | | | | | | Move clkpart into passes/hierarchy | Eddie Hung | 2019-11-22 | 2 | -270/+0 | |
| | | | | | | | | | ||||||
| | * | | | | | | | Merge remote-tracking branch 'origin/eddie/clkpart' into xaig_dff | Eddie Hung | 2019-11-22 | 1 | -8/+9 | |
| | |\| | | | | | | ||||||
| | | * | | | | | | Only action if there is more than one clock domain | Eddie Hung | 2019-11-22 | 1 | -7/+8 | |
| | | | | | | | | | ||||||
| | | * | | | | | | Replace TODO | Eddie Hung | 2019-11-22 | 1 | -1/+1 | |
| | | | | | | | | | ||||||
| | * | | | | | | | Merge branch 'eddie/clkpart' into xaig_dff | Eddie Hung | 2019-11-22 | 2 | -1/+2 | |
| | |\| | | | | | | ||||||
| | | * | | | | | | Brackets | Eddie Hung | 2019-11-22 | 1 | -1/+1 | |
| | | | | | | | | | ||||||
| | | * | | | | | | Entry in Makefile.inc | Eddie Hung | 2019-11-22 | 1 | -0/+1 | |
| | | | | | | | | | ||||||
| | * | | | | | | | Merge branch 'eddie/clkpart' into xaig_dff | Eddie Hung | 2019-11-22 | 1 | -0/+268 | |
| | |\| | | | | | | ||||||
| | | * | | | | | | New 'clkpart' to {,un}partition design according to clock/enable | Eddie Hung | 2019-11-22 | 1 | -0/+268 | |
| | | | | | | | | | ||||||
| | * | | | | | | | When expanding upwards, do not capture $__ABC9_{FF,ASYNC}_ | Eddie Hung | 2019-11-21 | 1 | -1/+1 | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Since they should be captured downwards from the owning flop | |||||
| | * | | | | | | | endomain -> ctrldomain | Eddie Hung | 2019-11-20 | 1 | -3/+3 | |
| | | | | | | | | | ||||||
| | * | | | | | | | Merge remote-tracking branch 'origin/master' into xaig_dff | Eddie Hung | 2019-11-19 | 2 | -6/+11 | |
| | |\| | | | | | | ||||||
| | * | | | | | | | Use "abc9_period" attribute for delay target | Eddie Hung | 2019-10-07 | 1 | -3/+24 | |
| | | | | | | | | | ||||||
| | * | | | | | | | Do not require changes to cells_sim.v; try and work out comb model | Eddie Hung | 2019-10-05 | 1 | -30/+6 | |
| | | | | | | | | | ||||||
| | * | | | | | | | Fix from merge | Eddie Hung | 2019-10-04 | 1 | -1/+1 | |
| | | | | | | | | | ||||||
| | * | | | | | | | Merge remote-tracking branch 'origin/master' into xaig_dff | Eddie Hung | 2019-10-04 | 1 | -2/+12 | |
| | |\ \ \ \ \ \ \ | ||||||
| | * | | | | | | | | Fix merge issues | Eddie Hung | 2019-10-04 | 2 | -10/+2 | |
| | | | | | | | | | | ||||||
| | * | | | | | | | | Merge remote-tracking branch 'origin/eddie/abc_to_abc9' into xaig_dff | Eddie Hung | 2019-10-04 | 1 | -68/+67 | |
| | |\ \ \ \ \ \ \ \ | ||||||
| | * \ \ \ \ \ \ \ \ | Merge remote-tracking branch 'origin/master' into xaig_dff | Eddie Hung | 2019-10-03 | 1 | -0/+14 | |
| | |\ \ \ \ \ \ \ \ \ | ||||||
| | * | | | | | | | | | | No need to punch ports at all | Eddie Hung | 2019-09-30 | 1 | -13/+0 | |
| | | | | | | | | | | | | ||||||
| | * | | | | | | | | | | Resolve FIXME on calling proc just once | Eddie Hung | 2019-09-30 | 1 | -2/+2 | |
| | | | | | | | | | | | | ||||||
| | * | | | | | | | | | | Remove need for $currQ port connection | Eddie Hung | 2019-09-30 | 1 | -0/+8 | |
| | | | | | | | | | | | | ||||||
| | * | | | | | | | | | | Add comment | Eddie Hung | 2019-09-30 | 1 | -0/+1 | |
| | | | | | | | | | | | | ||||||
| | * | | | | | | | | | | scc call on active module module only, plus cleanup | Eddie Hung | 2019-09-30 | 1 | -21/+16 | |
| | | | | | | | | | | | | ||||||
| | * | | | | | | | | | | Merge remote-tracking branch 'origin/master' into xaig_dff | Eddie Hung | 2019-09-30 | 1 | -1/+1 | |
| | |\ \ \ \ \ \ \ \ \ \ | ||||||
| | * \ \ \ \ \ \ \ \ \ \ | Merge remote-tracking branch 'origin/master' into xaig_dff | Eddie Hung | 2019-09-29 | 1 | -3/+16 | |
| | |\ \ \ \ \ \ \ \ \ \ \ | ||||||
| | * | | | | | | | | | | | | Fix "scc" call inside abc9 to consider all wires | Eddie Hung | 2019-09-29 | 1 | -1/+1 | |
| | | | | | | | | | | | | | | ||||||
| | * | | | | | | | | | | | | Big rework; flop info now mostly in cells_sim.v | Eddie Hung | 2019-09-28 | 1 | -78/+65 | |
| | | | | | | | | | | | | | | ||||||
| | * | | | | | | | | | | | | Split ABC9 based on clocking only, add "abc_mergeability" attr for en | Eddie Hung | 2019-09-27 | 1 | -88/+28 | |
| | | | | | | | | | | | | | | ||||||
| | * | | | | | | | | | | | | Add -select option to aigmap | Eddie Hung | 2019-09-27 | 1 | -6/+40 | |
| | | | | | | | | | | | | | | ||||||
| | * | | | | | | | | | | | | Merge remote-tracking branch 'origin/master' into xaig_dff | Eddie Hung | 2019-09-27 | 10 | -397/+841 | |
| | |\ \ \ \ \ \ \ \ \ \ \ \ | ||||||
| | * | | | | | | | | | | | | | Revert "Remove sequential extension" | Eddie Hung | 2019-08-20 | 1 | -20/+68 | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This reverts commit 091bf4a18b2f4bf84fe62b61577c88d961468b3c. | |||||
| * | | | | | | | | | | | | | | Merge remote-tracking branch 'origin/master' into eddie/abc9_refactor | Eddie Hung | 2019-12-30 | 1 | -1/+1 | |
| |\ \ \ \ \ \ \ \ \ \ \ \ \ \ | | |_|_|_|_|_|_|_|_|_|_|_|/ | |/| | | | | | | | | | | | | ||||||
| | * | | | | | | | | | | | | | Grammar | Eddie Hung | 2019-12-30 | 1 | -1/+1 | |
| | | |_|_|_|_|_|_|_|_|_|_|/ | |/| | | | | | | | | | | | ||||||
| * | | | | | | | | | | | | | abc9_techmap -> _map; called from abc9 script pass along with abc9_ops | Eddie Hung | 2019-12-28 | 4 | -130/+406 | |
| | | | | | | | | | | | | | | ||||||
| * | | | | | | | | | | | | | Rename abc9.cc -> abc9_techmap.cc | Eddie Hung | 2019-12-28 | 2 | -5/+6 | |
| |/ / / / / / / / / / / / | ||||||
| * | | | | | | | | | | / | iopadmap: Emit tristate buffers with const OE for some edge cases. | Marcin Kościelnicki | 2019-12-25 | 1 | -23/+68 | |
| | |_|_|_|_|_|_|_|_|_|/ |/| | | | | | | | | | | ||||||
| * | | | | | | | | | | | Interpret "abc9 -lut" as lut string only if [0-9:] | Eddie Hung | 2019-12-18 | 1 | -19/+18 | |
| | |_|_|_|_|_|_|_|_|/ |/| | | | | | | | | | ||||||
| * | | | | | | | | | | iopadmap: Refactor and fix tristate buffer mapping. (#1527) | Marcin Kościelnicki | 2019-12-04 | 1 | -146/+97 | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | The previous code for rerouting wires when inserting tristate buffers was overcomplicated and didn't handle all cases correctly (in particular, only cell connections were rewired — internal connections were not). | |||||
| * | | | | | | | | | | abc9: Fix breaking of SCCs | David Shah | 2019-12-01 | 1 | -29/+40 | |
| | |_|_|_|_|_|_|_|/ |/| | | | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | |||||
| * | | | | | | | | | clkbufmap: Add support for inverters in clock path. | Marcin Kościelnicki | 2019-11-25 | 1 | -0/+41 | |
| | |_|_|_|_|_|_|/ |/| | | | | | | | ||||||
| * | | | | | | | | Fix #1496. | Marcin Kościelnicki | 2019-11-18 | 1 | -4/+8 | |
| | | | | | | | | | ||||||
| * | | | | | | | | flowmap: when doing mincut, ensure source is always in X, not X̅. | whitequark | 2019-11-12 | 1 | -1/+2 | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Fixes #1475. | |||||
 |
index : iCE40/yosys | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |