aboutsummaryrefslogtreecommitdiffstats
path: root/passes
Commit message (Collapse)AuthorAgeFilesLines
...
| | | * | | | | | Ignore all 1'bx in (* init *)Eddie Hung2019-08-271-3/+1
| | | | | | | | |
| | | * | | | | | In sat: 'x' in init attr should not override constantEddie Hung2019-08-221-0/+2
| | | | |_|_|/ / | | | |/| | | |
| | * | | | | | improve clkbuf_inhibit propagation upwards through hierarchyMarcin Kościelnicki2019-08-271-1/+12
| | | | | | | |
| | * | | | | | Merge branch 'master' into mwk/xilinx_bufgmapEddie Hung2019-08-264-32/+279
| | |\ \ \ \ \ \
| | | * | | | | | indo -> intoEddie Hung2019-08-231-1/+1
| | | | |_|_|_|/ | | | |/| | | |
| | | * | | | | Fix port hanlding in pmgenClifford Wolf2019-08-231-4/+3
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| | | * | | | | Add pmgen slices and choicesClifford Wolf2019-08-234-28/+276
| | | |/ / / / | | | | | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| | * | | | | clkbufmap to only check clkbuf_inhibit if no selection givenEddie Hung2019-08-231-5/+18
| | | | | | |
| | * | | | | Review comment from @cliffordwolfEddie Hung2019-08-231-1/+2
| | | | | | |
| | * | | | | Merge remote-tracking branch 'origin/master' into mwk/xilinx_bufgmapEddie Hung2019-08-2348-768/+2262
| | |\| | | |
| | | * | | | SpellingEddie Hung2019-08-221-2/+2
| | | | |_|/ | | | |/| |
| | | * | | Merge pull request #1317 from YosysHQ/eddie/opt_expr_shiftxEddie Hung2019-08-221-4/+26
| | | |\ \ \ | | | | |_|/ | | | |/| | opt_expr to trim A port of $shiftx/$shift
| | | | * | Copy-paste typoEddie Hung2019-08-221-1/+1
| | | | | |
| | | | * | Respect opt_expr -keepdc as per @cliffordwolfEddie Hung2019-08-221-1/+1
| | | | | |
| | | | * | Handle $shift and Y_WIDTH > 1 as per @cliffordwolfEddie Hung2019-08-221-4/+8
| | | | | |
| | | | * | Add cover()Eddie Hung2019-08-221-0/+1
| | | | | |
| | | | * | Canonical formEddie Hung2019-08-221-5/+5
| | | | | |
| | | | * | opt_expr to trim A port of $shiftx if Y_WIDTH == 1Eddie Hung2019-08-211-0/+17
| | | | |/
| | | * / Fix test_pmgen depsMiodrag Milanovic2019-08-211-1/+1
| | | |/
| | | * Merge pull request #1314 from YosysHQ/eddie/fix_techmapClifford Wolf2019-08-211-4/+6
| | | |\ | | | | | | | | | | techmap -max_iter to apply to each module individually
| | | | * GrammarEddie Hung2019-08-201-1/+1
| | | | |
| | | | * techmap -max_iter to apply to each module individuallyEddie Hung2019-08-201-4/+6
| | | | |
| | | * | Fix copy-paste typoEddie Hung2019-08-201-1/+1
| | | |/
| | * | Merge remote-tracking branch 'origin/master' into mwk/xilinx_bufgmapEddie Hung2019-08-1641-2157/+2152
| | |\ \
| | * | | move attributes to wiresMarcin Kościelnicki2019-08-132-28/+9
| | | | |
| | * | | review fixesMarcin Kościelnicki2019-08-132-29/+4
| | | | |
| | * | | Add clock buffer insertion pass, improve iopadmap.Marcin Kościelnicki2019-08-133-20/+356
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | A few new attributes are defined for use in cell libraries: - iopad_external_pin: marks PAD cell's external-facing pin. Pad insertion will be skipped for ports that are already connected to such a pin. - clkbuf_sink: marks an input pin as a clock pin, requesting clock buffer insertion. - clkbuf_driver: marks an output pin as a clock buffer output pin. Clock buffer insertion will be skipped for nets that are already driven by such a pin. All three are module attributes that should be set to a comma-separeted list of pin names. Clock buffer insertion itself works as follows: 1. All cell ports, starting from bottom up, can be marked as clock sinks (requesting clock buffer insertion) or as clock buffer outputs. 2. If a wire in a given module is driven by a cell port that is a clock buffer output, it is in turn also considered a clock buffer output. 3. If an input port in a non-top module is connected to a clock sink in a contained cell, it is also in turn considered a clock sink. 4. If a wire in a module is driven by a non-clock-buffer cell, and is also connected to a clock sink port in a contained cell, a clock buffer is inserted in this module. 5. For the top module, a clock buffer is also inserted on input ports connected to clock sinks, optionally with a special kind of input PAD (such as IBUFG for Xilinx). 6. Clock buffer insertion on a given wire is skipped if the clkbuf_inhibit attribute is set on it.
* | | | | Fix compile errorEddie Hung2019-08-202-8/+14
| | | | |
* | | | | Merge remote-tracking branch 'origin/master' into xc7dspEddie Hung2019-08-2055-1644/+3111
|\ \ \ \ \ | | |_|_|/ | |/| | |
| * | | | Merge pull request #1304 from YosysHQ/eddie/abc9_refactorEddie Hung2019-08-201-43/+80
| |\ \ \ \ | | | | | | | | | | | | Refactor abc9 to use port attributes, not module attributes
| | * | | | Unify abc_carry_{in,out} into abc_carry and use port dir, as @mithroEddie Hung2019-08-191-6/+6
| | | | | |
| | * | | | Use ID()Eddie Hung2019-08-161-3/+3
| | | | | |
| | * | | | Compute abc_scc_break and move CI/CO outside of each abc9Eddie Hung2019-08-161-43/+80
| | | |_|/ | | |/| |
| * | | | Merge branch 'master' into clifford/pmgenClifford Wolf2019-08-204-36/+33
| |\ \ \ \
| | * \ \ \ Merge pull request #1309 from whitequark/proc_clean-fix-1268whitequark2019-08-201-2/+1
| | |\ \ \ \ | | | | | | | | | | | | | | proc_clean: fix order of switch insertion
| | | * | | | proc_clean: fix order of switch insertion.whitequark2019-08-191-2/+1
| | | | | | | | | | | | | | | | | | | | | | | | | | | | Fixes #1268.
| | * | | | | Fix typoEddie Hung2019-08-191-1/+1
| | | | | | |
| | * | | | | ID({A,B,Y}) -> ID::{A,B,Y} for opt_share.ccEddie Hung2019-08-191-30/+30
| | |/ / / /
| | * | | | Ignore all generated headers for pmgen passMiodrag Milanovic2019-08-181-2/+1
| | | | | |
| * | | | | Merge branch 'master' of github.com:YosysHQ/yosys into clifford/pmgenClifford Wolf2019-08-1947-1514/+2270
| |\| | | |
| | * | | | Merge branch 'master' into eddie/pr1266_againwhitequark2019-08-1844-2165/+2814
| | |\ \ \ \
| | | * \ \ \ Merge pull request #1283 from YosysHQ/clifford/fix1255Clifford Wolf2019-08-172-2/+3
| | | |\ \ \ \ | | | | | | | | | | | | | | | | Fix various NDEBUG compiler warnings
| | | | * \ \ \ Merge branch 'master' into clifford/fix1255Clifford Wolf2019-08-1513-996/+1044
| | | | |\ \ \ \
| | | | * | | | | Fix various NDEBUG compiler warnings, closes #1255Clifford Wolf2019-08-132-2/+3
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| | | * | | | | | Merge pull request #1303 from YosysHQ/bogdanvuk/opt_shareClifford Wolf2019-08-173-1/+655
| | | |\ \ \ \ \ \ | | | | | | | | | | | | | | | | | | | | Implement opt_share from @bogdanvuk
| | | | * | | | | | Use ID() macroEddie Hung2019-08-161-118/+110
| | | | | | | | | |
| | | | * | | | | | Add 'opt_share' to 'opt -full'Eddie Hung2019-08-161-0/+5
| | | | | | | | | |
| | | | * | | | | | Merge https://github.com/bogdanvuk/yosys into bogdanvuk/opt_shareEddie Hung2019-08-162-1/+658
| | | | |\ \ \ \ \ \ | | | | | |_|_|/ / / | | | | |/| | | | |
| | | | | * | | | | Fix wrong results when opt_share called before opt_cleanBogdan Vukobratovic2019-08-071-18/+14
| | | | | | | | | |
| | | | | * | | | | Support various binary operators in opt_shareBogdan Vukobratovic2019-08-041-194/+392
| | | | | | | | | |