aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/coolrunner2
Commit message (Collapse)AuthorAgeFilesLines
* coolrunner2: Add INVERT parameter to some BUFGsRobert Ou2017-08-141-2/+6
|
* coolrunner2: Add FFs with clock enable to cells_sim.vRobert Ou2017-08-141-0/+60
|
* Fix some c++ clang compiler errorsClifford Wolf2017-07-031-3/+3
|
* Apply minor coding style changes to coolrunner2 targetClifford Wolf2017-07-032-1/+1
|
* coolrunner2: Add a few more primitivesRobert Ou2017-06-251-0/+110
| | | | These cannot be inferred yet, but add them to cells_sim.v for now
* coolrunner2: Initial mapping of latchesRobert Ou2017-06-254-0/+63
|
* coolrunner2: Initial mapping of DFFsRobert Ou2017-06-254-0/+76
| | | | | All DFFs map to either FDCP (matches Xilinx) or a custom FDCP_N (negative-edge triggered)
* coolrunner2: Remove redundant INVERT_PTCRobert Ou2017-06-252-4/+1
|
* coolrunner2: Remove debug printsRobert Ou2017-06-251-2/+0
|
* coolrunner2: Correctly handle $_NOT_ after $sopRobert Ou2017-06-251-5/+41
|
* coolrunner2: Also construct the XOR cell in the macrocellRobert Ou2017-06-252-7/+34
|
* coolrunner2: Initial techmapping for $sopRobert Ou2017-06-254-153/+268
|
* coolrunner2: Initial commitRobert Ou2017-06-243-0/+223