aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/ice40
Commit message (Collapse)AuthorAgeFilesLines
* Merge remote-tracking branch 'origin/master' into xaig_arrivalEddie Hung2019-08-303-3/+3
|\
| * Rename boxes tooEddie Hung2019-08-293-3/+3
| |
| * Do not overwrite LUT paramEddie Hung2019-08-281-1/+0
| |
* | Comment out SB_MAC16 arrival time for now, need to handle all its modesEddie Hung2019-08-281-1/+1
| |
* | Add arrival for SB_MAC16.OEddie Hung2019-08-281-0/+1
| |
* | Add arrival times for UEddie Hung2019-08-281-0/+26
| |
* | LX -> LPEddie Hung2019-08-281-1/+1
| |
* | Round not floorEddie Hung2019-08-281-21/+21
| |
* | Add LP timingsEddie Hung2019-08-281-0/+26
| |
* | LX -> LPEddie Hung2019-08-281-1/+1
| |
* | Do not overwrite LUT paramEddie Hung2019-08-281-1/+0
| |
* | Merge remote-tracking branch 'origin/eddie/fix_carry_wrapper' into xaig_arrivalEddie Hung2019-08-282-1/+48
|\|
| * Trailing commaEddie Hung2019-08-281-1/+1
| |
| * Adapt to $__ICE40_CARRY_WRAPPEREddie Hung2019-08-281-3/+5
| |
| * Revert "Remove $__ICE40_FULL_ADDER handling from ice40_opt; cannot reason with"Eddie Hung2019-08-281-0/+45
| | | | | | | | This reverts commit 2aedee1f0e0f6a6214241f51f5c12d4b67c3ef6f.
* | Add arrival times for HX devicesEddie Hung2019-08-281-21/+114
| |
* | Specify ice40 family to cells_sim.v using defineEddie Hung2019-08-281-1/+8
|/
* Remove $__ICE40_FULL_ADDER handling from ice40_opt; cannot reason withEddie Hung2019-08-281-45/+0
| | | | CARRY_WRAPPER in the same way since I0 and I3 could be used
* Update box size and timingsEddie Hung2019-08-283-12/+12
|
* Update to new $__ICE40_CARRY_WRAPPEREddie Hung2019-08-281-11/+8
|
* Put abc_* attributes above portEddie Hung2019-08-231-2/+4
|
* Merge pull request #1304 from YosysHQ/eddie/abc9_refactorEddie Hung2019-08-201-2/+8
|\ | | | | Refactor abc9 to use port attributes, not module attributes
| * Unify abc_carry_{in,out} into abc_carry and use port dir, as @mithroEddie Hung2019-08-191-2/+2
| |
| * Update abc_* attr in ecp5 and ice40Eddie Hung2019-08-161-2/+8
| |
* | Fix $lut pin ordering inside $__ICE40_CARRY_WRAPPEREddie Hung2019-08-121-1/+1
| |
* | Revert "Merge pull request #1280 from ↵Eddie Hung2019-08-126-150/+32
|/ | | | | | | YosysHQ/revert-1266-eddie/ice40_full_adder" This reverts commit c851dc13108021834533094a8a3236da6d9e0161, reversing changes made to f54bf1631ff37a83733c162e6ebd188c1d5ea18f.
* Revert "Wrap SB_LUT+SB_CARRY into $__ICE40_CARRY_WRAPPER"David Shah2019-08-106-32/+150
|
* Merge pull request #1258 from YosysHQ/eddie/cleanupClifford Wolf2019-08-103-5/+5
|\ | | | | Cleanup a few barnacles across codebase
| * substr() -> compare()Eddie Hung2019-08-071-3/+3
| |
| * RTLIL::S{0,1} -> State::S{0,1}Eddie Hung2019-08-071-1/+1
| |
| * stoi -> atoiEddie Hung2019-08-071-1/+1
| |
* | Allow whitebox modules to be overwrittenEddie Hung2019-08-071-2/+0
| |
* | Add ice40_wrapcarry pass, rename $__ICE40_FULL_ADDER -> CARRY_WRAPPEREddie Hung2019-08-073-10/+17
| |
* | Add testEddie Hung2019-08-071-1/+10
| |
* | Remove ice40_unlutEddie Hung2019-08-072-107/+0
| |
* | Wrap SB_CARRY+SB_LUT into $__ICE40_FULL_ADDEREddie Hung2019-08-073-39/+14
|/
* ice40: Fix test_dsp_model.shDavid Shah2019-07-191-1/+1
| | | | Signed-off-by: David Shah <dave@ds0.me>
* ice40/cells_sim.v: Fix sign of J and K partial productsDavid Shah2019-07-191-5/+7
| | | | Signed-off-by: David Shah <dave@ds0.me>
* ice40/cells_sim.v: LSB of A/B only signed in 8x8 modeDavid Shah2019-07-191-2/+2
| | | | Signed-off-by: David Shah <dave@ds0.me>
* Add tests for all combinations of A and B signedness for comb mulEddie Hung2019-07-192-1/+229
|
* Don't copy ref if exists alreadyEddie Hung2019-07-191-1/+3
|
* Merge pull request #1184 from whitequark/synth-better-labelsClifford Wolf2019-07-181-2/+2
|\ | | | | synth_{ice40,ecp5}: more sensible pass label naming
| * synth_{ice40,ecp5}: more sensible pass label naming.whitequark2019-07-161-2/+2
| |
* | ice40: Adapt the relut process passes to the new $lut <=> SB_LUT4 port mapSylvain Munaut2019-07-162-4/+4
| | | | | | | | | | | | | | | | | | | | | | | | The new mapping introduced in 437fec0d88b4a2ad172edf0d1a861a38845f3b1d needed matching adaptation when converting and optimizing LUTs during the relut process Fixes #1187 (Diagnosis of the issue by @daveshah1 on IRC) Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
* | Merge pull request #1186 from YosysHQ/eddie/abc9_ice40_fixEddie Hung2019-07-168-29/+120
|\ \ | |/ |/| abc9/ice40: encapsulate SB_CARRY+SB_LUT4 into one box
| * $__ICE40_CARRY_LUT4 -> $__ICE40_FULL_ADDER as per @whitequarkEddie Hung2019-07-157-8/+8
| |
| * ice40_opt to $__ICE40_CARRY_LUT4 into $lut not SB_LUTEddie Hung2019-07-131-9/+7
| |
| * Use Const::from_string() not its constructor...Eddie Hung2019-07-121-1/+1
| |
| * Off by oneEddie Hung2019-07-121-1/+1
| |
| * Fix spacingEddie Hung2019-07-121-1/+1
| |