| Commit message (Collapse) | Author | Age | Files | Lines | ||
|---|---|---|---|---|---|---|
| ... | ||||||
| | * | Merge pull request #1258 from YosysHQ/eddie/cleanup | Clifford Wolf | 2019-08-10 | 3 | -5/+5 | |
| | |\ | | | | | | | Cleanup a few barnacles across codebase | |||||
| | | * | substr() -> compare() | Eddie Hung | 2019-08-07 | 1 | -3/+3 | |
| | | | | ||||||
| | | * | RTLIL::S{0,1} -> State::S{0,1} | Eddie Hung | 2019-08-07 | 1 | -1/+1 | |
| | | | | ||||||
| | | * | stoi -> atoi | Eddie Hung | 2019-08-07 | 1 | -1/+1 | |
| | | | | ||||||
| | * | | Allow whitebox modules to be overwritten | Eddie Hung | 2019-08-07 | 1 | -2/+0 | |
| | | | | ||||||
| | * | | Add ice40_wrapcarry pass, rename $__ICE40_FULL_ADDER -> CARRY_WRAPPER | Eddie Hung | 2019-08-07 | 3 | -10/+17 | |
| | | | | ||||||
| | * | | Add test | Eddie Hung | 2019-08-07 | 1 | -1/+10 | |
| | | | | ||||||
| | * | | Remove ice40_unlut | Eddie Hung | 2019-08-07 | 2 | -107/+0 | |
| | | | | ||||||
| | * | | Wrap SB_CARRY+SB_LUT into $__ICE40_FULL_ADDER | Eddie Hung | 2019-08-07 | 3 | -39/+14 | |
| | |/ | ||||||
| * | | Add wreduce to synth_ice40 -dsp as well | Eddie Hung | 2019-08-09 | 1 | -0/+1 | |
| | | | ||||||
| * | | Rework ice40_dsp to map to SB_MAC16 earlier, and check before packing | Eddie Hung | 2019-08-08 | 3 | -1/+36 | |
| | | | ||||||
| * | | Run "opt_expr -fine" instead of "wreduce" due to #1213 | Eddie Hung | 2019-08-07 | 1 | -2/+1 | |
| | | | ||||||
| * | | DSP_MINWIDTH -> DSP_{A,B,Y}_MINWIDTH | Eddie Hung | 2019-08-01 | 1 | -1/+1 | |
| | | | ||||||
| * | | Remove debug | Eddie Hung | 2019-07-22 | 1 | -1/+0 | |
| | | | ||||||
| * | | Rename according to vendor doc TN1295 | Eddie Hung | 2019-07-22 | 1 | -0/+1 | |
| | | | ||||||
| * | | opt and wreduce necessary for -dsp | Eddie Hung | 2019-07-22 | 1 | -2/+4 | |
| | | | ||||||
| * | | Indirection via $__soft_mul | Eddie Hung | 2019-07-19 | 1 | -0/+1 | |
| | | | ||||||
| * | | Add DSP_MINWIDTH=11 for ice40 since ice40_dsp uses this threshold | Eddie Hung | 2019-07-19 | 1 | -1/+1 | |
| | | | ||||||
| * | | Merge remote-tracking branch 'origin/eddie/signed_ice40_dsp' into ice40dsp | Eddie Hung | 2019-07-19 | 3 | -7/+239 | |
| |\| | ||||||
| | * | ice40: Fix test_dsp_model.sh | David Shah | 2019-07-19 | 1 | -1/+1 | |
| | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | |||||
| | * | ice40/cells_sim.v: Fix sign of J and K partial products | David Shah | 2019-07-19 | 1 | -5/+7 | |
| | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | |||||
| | * | ice40/cells_sim.v: LSB of A/B only signed in 8x8 mode | David Shah | 2019-07-19 | 1 | -2/+2 | |
| | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | |||||
| | * | Add tests for all combinations of A and B signedness for comb mul | Eddie Hung | 2019-07-19 | 2 | -1/+229 | |
| | | | ||||||
| | * | Don't copy ref if exists already | Eddie Hung | 2019-07-19 | 1 | -1/+3 | |
| | | | ||||||
| * | | Fix SB_MAC sim model -- do not sign extend internal products? | Eddie Hung | 2019-07-18 | 1 | -2/+2 | |
| | | | ||||||
| * | | Merge remote-tracking branch 'origin/master' into ice40dsp | Eddie Hung | 2019-07-18 | 9 | -35/+126 | |
| |\| | ||||||
| | * | Merge pull request #1184 from whitequark/synth-better-labels | Clifford Wolf | 2019-07-18 | 1 | -2/+2 | |
| | |\ | | | | | | | synth_{ice40,ecp5}: more sensible pass label naming | |||||
| | | * | synth_{ice40,ecp5}: more sensible pass label naming. | whitequark | 2019-07-16 | 1 | -2/+2 | |
| | | | | ||||||
| | * | | ice40: Adapt the relut process passes to the new $lut <=> SB_LUT4 port map | Sylvain Munaut | 2019-07-16 | 2 | -4/+4 | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | The new mapping introduced in 437fec0d88b4a2ad172edf0d1a861a38845f3b1d needed matching adaptation when converting and optimizing LUTs during the relut process Fixes #1187 (Diagnosis of the issue by @daveshah1 on IRC) Signed-off-by: Sylvain Munaut <tnt@246tNt.com> | |||||
| | * | | Merge pull request #1186 from YosysHQ/eddie/abc9_ice40_fix | Eddie Hung | 2019-07-16 | 8 | -29/+120 | |
| | |\ \ | | |/ | |/| | abc9/ice40: encapsulate SB_CARRY+SB_LUT4 into one box | |||||
| | | * | $__ICE40_CARRY_LUT4 -> $__ICE40_FULL_ADDER as per @whitequark | Eddie Hung | 2019-07-15 | 7 | -8/+8 | |
| | | | | ||||||
| | | * | ice40_opt to $__ICE40_CARRY_LUT4 into $lut not SB_LUT | Eddie Hung | 2019-07-13 | 1 | -9/+7 | |
| | | | | ||||||
| | | * | Use Const::from_string() not its constructor... | Eddie Hung | 2019-07-12 | 1 | -1/+1 | |
| | | | | ||||||
| | | * | Off by one | Eddie Hung | 2019-07-12 | 1 | -1/+1 | |
| | | | | ||||||
| | | * | Fix spacing | Eddie Hung | 2019-07-12 | 1 | -1/+1 | |
| | | | | ||||||
| | | * | Remove double push | Eddie Hung | 2019-07-12 | 1 | -1/+0 | |
| | | | | ||||||
| | | * | Map to and from this box if -abc9 | Eddie Hung | 2019-07-12 | 1 | -2/+3 | |
| | | | | ||||||
| | | * | ice40_opt to handle this box and opt back to SB_LUT4 | Eddie Hung | 2019-07-12 | 1 | -0/+48 | |
| | | | | ||||||
| | | * | Add new box to cells_sim.v | Eddie Hung | 2019-07-12 | 1 | -2/+25 | |
| | | | | ||||||
| | | * | _ABC macro will map and unmap to this new box | Eddie Hung | 2019-07-12 | 2 | -0/+34 | |
| | | | | ||||||
| | | * | Combine SB_CARRY+SB_LUT into one $__ICE40_CARRY_LUT4 box | Eddie Hung | 2019-07-12 | 3 | -25/+13 | |
| | | | | ||||||
| * | | | synth_ice40 to decompose into 16x16 | Eddie Hung | 2019-07-18 | 1 | -1/+3 | |
| |/ / | ||||||
| * | | synth_ice40: switch -relut to be always on. | whitequark | 2019-07-11 | 1 | -10/+4 | |
| | | | ||||||
| * | | synth_ice40: fix help text typo. NFC. | whitequark | 2019-07-11 | 1 | -1/+1 | |
| |/ | ||||||
| * | Error out if -abc9 and -retime specified | Eddie Hung | 2019-07-10 | 1 | -1/+4 | |
| | | ||||||
| * | Update synth_ice40 -device doc to be relevant for -abc9 only | Eddie Hung | 2019-06-28 | 1 | -2/+2 | |
| | | ||||||
| * | Extraneous newline | Eddie Hung | 2019-06-27 | 1 | -1/+0 | |
| | | ||||||
| * | Remove noise from ice40/cells_sim.v | Eddie Hung | 2019-06-27 | 1 | -5/+0 | |
| | | ||||||
| * | Refactor for one "abc_carry" attribute on module | Eddie Hung | 2019-06-27 | 1 | -2/+2 | |
| | | ||||||
| * | abc9: Add wire delays to synth_ice40 | David Shah | 2019-06-26 | 1 | -2/+10 | |
| | | | | | Signed-off-by: David Shah <dave@ds0.me> | |||||
 |
index : iCE40/yosys | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |