| Commit message (Collapse) | Author | Age | Files | Lines | ||
|---|---|---|---|---|---|---|
| ... | ||||||
| | * | Reverse bits in INIT parameter for Xilinx, since MSB is shifted first | Eddie Hung | 2019-03-14 | 1 | -16/+32 | |
| | | | ||||||
| | * | Merge remote-tracking branch 'origin/master' into xc7srl | Eddie Hung | 2019-03-14 | 1 | -86/+18 | |
| | |\ | ||||||
| | * | | Fix cells_map for SRL | Eddie Hung | 2019-03-14 | 1 | -19/+17 | |
| | | | | ||||||
| | * | | Refactor $__SHREG__ in cells_map.v | Eddie Hung | 2019-03-13 | 1 | -32/+24 | |
| | | | | ||||||
| | * | | Fix SRL16/32 techmap off-by-one | Eddie Hung | 2019-02-28 | 1 | -18/+24 | |
| | | | | ||||||
| | * | | synth_xilinx to call shregmap with enable support | Eddie Hung | 2019-02-28 | 1 | -23/+28 | |
| | | | | ||||||
| | * | | synth_xilinx to use shregmap with -params too | Eddie Hung | 2019-02-28 | 1 | -21/+18 | |
| | | | | ||||||
| | * | | Add techmap rule for $__SHREG_DFF_P_ to SRL16/32 | Eddie Hung | 2019-02-28 | 1 | -0/+71 | |
| | | | | ||||||
| * | | | Fix cells_map.v some more | Eddie Hung | 2019-04-11 | 1 | -7/+7 | |
| | | | | ||||||
| * | | | More fine tuning | Eddie Hung | 2019-04-11 | 1 | -2/+2 | |
| | | | | ||||||
| * | | | Fix cells_map.v | Eddie Hung | 2019-04-11 | 1 | -7/+7 | |
| | | | | ||||||
| * | | | Fix typo | Eddie Hung | 2019-04-11 | 1 | -1/+1 | |
| | | | | ||||||
| * | | | Juggle opt calls in synth_xilinx | Eddie Hung | 2019-04-11 | 1 | -27/+32 | |
| | | | | ||||||
| * | | | WIP for cells_map.v -- maybe working? | Eddie Hung | 2019-04-10 | 1 | -32/+27 | |
| | | | | ||||||
| * | | | Try splitting $shiftx with Y_WIDTH > 1 into Y_WIDTH = 1 | Eddie Hung | 2019-04-10 | 1 | -31/+38 | |
| | | | | ||||||
| * | | | Fix for when B_SIGNED = 1 | Eddie Hung | 2019-04-10 | 1 | -1/+8 | |
| | | | | ||||||
| * | | | Tidy up | Eddie Hung | 2019-04-10 | 1 | -1/+1 | |
| | | | | ||||||
| * | | | WIP for $shiftx to wide mux | Eddie Hung | 2019-04-10 | 1 | -1/+63 | |
| | |/ |/| | ||||||
| * | | Changes required for VPR place and route synth_xilinx. | Keith Rothman | 2019-03-01 | 1 | -85/+19 | |
| |/ | | | | Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com> | |||||
| * | Improving vpr output support. | Tim 'mithro' Ansell | 2018-04-18 | 1 | -0/+2 | |
| | | | | | | | | * Support output BLIF for Xilinx architectures. * Support using .names in BLIF for Xilinx architectures. * Use the same `NO_LUT` define in both `synth_ice40` and `synth_xilinx`. | |||||
| * | Various cleanups in xilinx techlib | Clifford Wolf | 2015-01-18 | 1 | -0/+84 | |
 |
index : iCE40/yosys | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |