| Commit message (Collapse) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | Merge branch 'master' into mwk/xilinx_bufgmap | Eddie Hung | 2019-08-26 | 1 | -0/+8 |
| |\ | |||||
| | * | Add undocumented feature | Eddie Hung | 2019-08-23 | 1 | -0/+8 |
| | | | |||||
| * | | Merge remote-tracking branch 'origin/master' into mwk/xilinx_bufgmap | Eddie Hung | 2019-08-23 | 1 | -14/+17 |
| |\| | |||||
| | * | Merge remote-tracking branch 'origin/master' into eddie/synth_xilinx | Eddie Hung | 2019-08-20 | 1 | -1/+1 |
| | |\ | |||||
| | * | | Work in progress for renaming labels/options in synth_xilinx | Eddie Hung | 2019-07-18 | 1 | -14/+17 |
| | | | | |||||
| * | | | minor review fixes | Marcin Kościelnicki | 2019-08-13 | 1 | -1/+1 |
| | | | | |||||
| * | | | review fixes | Marcin Kościelnicki | 2019-08-13 | 1 | -18/+27 |
| | | | | |||||
| * | | | Add clock buffer insertion pass, improve iopadmap. | Marcin Kościelnicki | 2019-08-13 | 1 | -1/+36 |
| | |/ |/| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | A few new attributes are defined for use in cell libraries: - iopad_external_pin: marks PAD cell's external-facing pin. Pad insertion will be skipped for ports that are already connected to such a pin. - clkbuf_sink: marks an input pin as a clock pin, requesting clock buffer insertion. - clkbuf_driver: marks an output pin as a clock buffer output pin. Clock buffer insertion will be skipped for nets that are already driven by such a pin. All three are module attributes that should be set to a comma-separeted list of pin names. Clock buffer insertion itself works as follows: 1. All cell ports, starting from bottom up, can be marked as clock sinks (requesting clock buffer insertion) or as clock buffer outputs. 2. If a wire in a given module is driven by a cell port that is a clock buffer output, it is in turn also considered a clock buffer output. 3. If an input port in a non-top module is connected to a clock sink in a contained cell, it is also in turn considered a clock sink. 4. If a wire in a module is driven by a non-clock-buffer cell, and is also connected to a clock sink port in a contained cell, a clock buffer is inserted in this module. 5. For the top module, a clock buffer is also inserted on input ports connected to clock sinks, optionally with a special kind of input PAD (such as IBUFG for Xilinx). 6. Clock buffer insertion on a given wire is skipped if the clkbuf_inhibit attribute is set on it. | ||||
| * | | stoi -> atoi | Eddie Hung | 2019-08-07 | 1 | -1/+1 |
| |/ | |||||
| * | synth_xilinx: Initial Spartan 6 block RAM inference support. | Marcin Kościelnicki | 2019-07-11 | 1 | -5/+20 |
| | | |||||
| * | Merge pull request #1180 from YosysHQ/eddie/no_abc9_retime | Eddie Hung | 2019-07-10 | 1 | -5/+8 |
| |\ | | | | | Error out if -abc9 and -retime specified | ||||
| | * | Error out if -abc9 and -retime specified | Eddie Hung | 2019-07-10 | 1 | -5/+8 |
| | | | |||||
| | * | Remove peepopt call in synth_xilinx since already in synth -run coarse | Eddie Hung | 2019-06-28 | 1 | -5/+0 |
| | | | |||||
| * | | Call muxpack and pmux2shiftx before cmp2lut | Eddie Hung | 2019-07-09 | 1 | -9/+12 |
| | | | |||||
| * | | Restore opt_clean back to original place | Eddie Hung | 2019-07-09 | 1 | -2/+1 |
| | | | |||||
| * | | Restore missing techmap -map +/cmp2lut.v with LUT_WIDTH=6 | Eddie Hung | 2019-07-09 | 1 | -0/+2 |
| | | | |||||
| * | | synth_xilinx to call commands of synth -coarse directly | Eddie Hung | 2019-07-09 | 1 | -3/+20 |
| | | | |||||
| * | | Revert "synth_xilinx to call "synth -run coarse" with "-keepdc"" | Eddie Hung | 2019-07-09 | 1 | -2/+2 |
| | | | | | | | | | This reverts commit 7f964859ec99500e471853f5914b6e5b7c35a031. | ||||
| * | | Fix spacing | Eddie Hung | 2019-07-09 | 1 | -1/+1 |
| | | | |||||
| * | | Fix spacing | Eddie Hung | 2019-07-09 | 1 | -1/+1 |
| | | | |||||
| * | | Do not call opt -mux_undef (part of -full) before muxcover | Eddie Hung | 2019-07-08 | 1 | -1/+5 |
| | | | |||||
| * | | synth_xilinx to call "synth -run coarse" with "-keepdc" | Eddie Hung | 2019-07-08 | 1 | -2/+2 |
| | | | |||||
| * | | Capitalisation | Eddie Hung | 2019-07-08 | 1 | -1/+1 |
| | | | |||||
| * | | Add synth_xilinx -widemux recommended value | Eddie Hung | 2019-07-08 | 1 | -1/+1 |
| | | | |||||
| * | | Fixes for 2:1 muxes | Eddie Hung | 2019-07-08 | 1 | -1/+1 |
| | | | |||||
| * | | synth_xilinx -widemux=2 is minimum now | Eddie Hung | 2019-07-08 | 1 | -4/+7 |
| | | | |||||
| * | | Parametric muxcover costs as per @daveshah1 | Eddie Hung | 2019-07-08 | 1 | -16/+14 |
| | | | |||||
| * | | atoi -> stoi as per @daveshah1 | Eddie Hung | 2019-07-08 | 1 | -1/+1 |
| | | | |||||
| * | | Merge remote-tracking branch 'origin/master' into xc7mux | Eddie Hung | 2019-06-28 | 1 | -3/+0 |
| |\| | |||||
| | * | Remove redundant doc | Eddie Hung | 2019-06-27 | 1 | -3/+0 |
| | | | |||||
| * | | Merge remote-tracking branch 'origin/xaig' into xc7mux | Eddie Hung | 2019-06-27 | 1 | -7/+10 |
| |\| | |||||
| | * | Add warning if synth_xilinx -abc9 with family != xc7 | Eddie Hung | 2019-06-27 | 1 | -0/+2 |
| | | | |||||
| | * | Merge origin/master | Eddie Hung | 2019-06-27 | 1 | -7/+8 |
| | | | |||||
| * | | synth_xilinx's muxcover call to be very conservative -- -nodecode | Eddie Hung | 2019-06-26 | 1 | -1/+1 |
| | | | |||||
| * | | Accidentally removed "simplemap $mux" | Eddie Hung | 2019-06-26 | 1 | -0/+1 |
| | | | |||||
| * | | Replace with <internal options> | Eddie Hung | 2019-06-26 | 1 | -2/+2 |
| | | | |||||
| * | | Rework help_mode for synth_xilinx -widemux | Eddie Hung | 2019-06-26 | 1 | -22/+23 |
| | | | |||||
| * | | Return to upstream synth_xilinx with opt -full and wreduce | Eddie Hung | 2019-06-26 | 1 | -19/+3 |
| | | | |||||
| * | | Instead of blocking wreduce on $mux, use -keepdc instead #1132 | Eddie Hung | 2019-06-26 | 1 | -2/+2 |
| | | | |||||
| * | | Do not call opt with -full before muxcover | Eddie Hung | 2019-06-26 | 1 | -1/+1 |
| | | | |||||
| * | | Merge remote-tracking branch 'origin/xaig' into xc7mux | Eddie Hung | 2019-06-26 | 1 | -1/+1 |
| |\| | |||||
| | * | Remove unused var | Eddie Hung | 2019-06-26 | 1 | -1/+1 |
| | | | |||||
| * | | Merge remote-tracking branch 'origin/xaig' into xc7mux | Eddie Hung | 2019-06-26 | 1 | -11/+35 |
| |\| | |||||
| | * | Add _nowide variants of LUT libraries in -nowidelut flows | Eddie Hung | 2019-06-26 | 1 | -12/+18 |
| | | | |||||
| | * | Merge branch 'koriakin/xc7nocarrymux' into xaig | Eddie Hung | 2019-06-26 | 1 | -2/+20 |
| | |\ | |||||
| | | * | Merge branch 'xc7nocarrymux' of https://github.com/koriakin/yosys into ↵ | Eddie Hung | 2019-06-26 | 1 | -4/+24 |
| | | |\ | | | | | | | | | | | | | koriakin/xc7nocarrymux | ||||
| | | | * | synth_xilinx: Add -nocarry and -nomux options. | Marcin Kościelnicki | 2019-04-30 | 1 | -7/+26 |
| | | | | | |||||
| | * | | | Call opt_expr -mux_undef to get rid of 1'bx in muxes prior to abc | Eddie Hung | 2019-06-20 | 1 | -0/+1 |
| | | | | | |||||
| | * | | | Try -W 300 | Eddie Hung | 2019-06-17 | 1 | -1/+2 |
| | | | | | |||||
| * | | | | Rename -minmuxf to -widemux | Eddie Hung | 2019-06-26 | 1 | -23/+23 |
| | | | | | |||||
 |
index : iCE40/yosys | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |