| Commit message (Collapse) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | Add Xilinx dist RAM as comb boxes | Eddie Hung | 2019-06-24 | 2 | -0/+16 |
| | | |||||
| * | Add comment to xc7 box | Eddie Hung | 2019-06-22 | 1 | -0/+3 |
| | | |||||
| * | Carry in/out box ordering now move to end, not swap with end | Eddie Hung | 2019-06-22 | 1 | -12/+12 |
| | | |||||
| * | Remove DFF and RAMD box info for now | Eddie Hung | 2019-06-21 | 2 | -36/+0 |
| | | |||||
| * | Call opt_expr -mux_undef to get rid of 1'bx in muxes prior to abc | Eddie Hung | 2019-06-20 | 1 | -0/+1 |
| | | |||||
| * | Really permute Xilinx LUT mappings as default LUT6.I5:A6 | Eddie Hung | 2019-06-18 | 1 | -16/+16 |
| | | |||||
| * | Revert "Fix (do not) permute LUT inputs, but permute mux selects" | Eddie Hung | 2019-06-18 | 1 | -33/+31 |
| | | | | | This reverts commit da3d2eedd2b6391621e81b3eaaa28a571e058f9d. | ||||
| * | Fix (do not) permute LUT inputs, but permute mux selects | Eddie Hung | 2019-06-18 | 1 | -31/+33 |
| | | |||||
| * | Fix copy-pasta issue | Eddie Hung | 2019-06-17 | 1 | -9/+8 |
| | | |||||
| * | Permute INIT for +/xilinx/lut_map.v | Eddie Hung | 2019-06-17 | 1 | -32/+58 |
| | | |||||
| * | Simplify comment | Eddie Hung | 2019-06-17 | 1 | -1/+1 |
| | | |||||
| * | Update LUT7/8 delays to take account for [ABC]OUTMUX delay | Eddie Hung | 2019-06-17 | 1 | -5/+5 |
| | | |||||
| * | Try -W 300 | Eddie Hung | 2019-06-17 | 1 | -1/+2 |
| | | |||||
| * | Fix upper XC7 LUT[78] delays to use I[01] -> O delay not S -> O | Eddie Hung | 2019-06-15 | 1 | -2/+2 |
| | | |||||
| * | As per @daveshah1 remove async DFF timing from xilinx | Eddie Hung | 2019-06-14 | 1 | -2/+2 |
| | | |||||
| * | Add XC7_WIRE_DELAY macro to synth_xilinx.cc | Eddie Hung | 2019-06-14 | 1 | -1/+3 |
| | | |||||
| * | Update delays based on SymbiFlow/prjxray-db | Eddie Hung | 2019-06-14 | 1 | -12/+13 |
| | | |||||
| * | Rename +/xilinx/abc.{box,lut} -> abc_xc7.{box,lut} | Eddie Hung | 2019-06-14 | 4 | -3/+3 |
| | | |||||
| * | Remove WIP ABC9 flop support | Eddie Hung | 2019-06-14 | 2 | -18/+18 |
| | | |||||
| * | Make doc consistent | Eddie Hung | 2019-06-14 | 1 | -1/+1 |
| | | |||||
| * | Fix name clash | Eddie Hung | 2019-06-13 | 1 | -4/+8 |
| | | |||||
| * | Move neg-pol to pos-pol mapping from ff_map to cells_map.v | Eddie Hung | 2019-06-12 | 1 | -0/+8 |
| | | |||||
| * | Reduce diff with master | Eddie Hung | 2019-06-12 | 1 | -1/+1 |
| | | |||||
| * | Fix spacing | Eddie Hung | 2019-06-12 | 1 | -6/+6 |
| | | |||||
| * | Remove wide mux inference | Eddie Hung | 2019-06-12 | 4 | -194/+3 |
| | | |||||
| * | Retry "Add "-W' wire delay arg to abc9, use from synth_xilinx" | Eddie Hung | 2019-06-12 | 1 | -1/+1 |
| | | |||||
| * | Revert "Add "-W' wire delay arg to abc9, use from synth_xilinx" | Eddie Hung | 2019-06-12 | 1 | -1/+1 |
| | | | | | This reverts commit 2dffa4685b830313204f5d04314a14ed6ecac8ec. | ||||
| * | Add "-W' wire delay arg to abc9, use from synth_xilinx | Eddie Hung | 2019-06-11 | 1 | -1/+1 |
| | | |||||
| * | Disable dist RAM boxes due to comb loop | Eddie Hung | 2019-06-11 | 1 | -2/+2 |
| | | |||||
| * | Remove #ifndef ABC | Eddie Hung | 2019-06-11 | 1 | -4/+0 |
| | | |||||
| * | Revert "Revert "Move ff_map back after ABC for shregmap"" | Eddie Hung | 2019-06-10 | 1 | -5/+5 |
| | | | | | This reverts commit e473e7456545d702c011ee7872956f94a8522865. | ||||
| * | Revert "Rename shregmap -tech xilinx -> xilinx_dynamic" | Eddie Hung | 2019-06-10 | 1 | -2/+2 |
| | | | | | This reverts commit 94a5f4e60985fc1e3fea75eec85638fa29874bea. | ||||
| * | Comment out muxpack (currently broken) | Eddie Hung | 2019-06-07 | 1 | -2/+2 |
| | | |||||
| * | $__XILINX_MUX_ -> $__XILINX_SHIFTX | Eddie Hung | 2019-06-06 | 2 | -11/+11 |
| | | |||||
| * | Fix muxcover and its techmapping | Eddie Hung | 2019-06-06 | 2 | -3/+3 |
| | | |||||
| * | Run muxpack and muxcover in synth_xilinx | Eddie Hung | 2019-06-06 | 2 | -1/+18 |
| | | |||||
| * | Remove abc_flop attributes for now | Eddie Hung | 2019-06-06 | 1 | -56/+10 |
| | | |||||
| * | Update abc attributes on FD*E_1 | Eddie Hung | 2019-06-05 | 1 | -6/+26 |
| | | |||||
| * | Cleanup | Eddie Hung | 2019-06-05 | 2 | -17/+0 |
| | | |||||
| * | Call shregmap -tech xilinx_static | Eddie Hung | 2019-06-05 | 1 | -1/+1 |
| | | |||||
| * | Revert "Move ff_map back after ABC for shregmap" | Eddie Hung | 2019-06-05 | 1 | -4/+4 |
| | | | | | This reverts commit 9b9bd4e19f3da363eb3c90ef27ace282716d2e06. | ||||
| * | Rename shregmap -tech xilinx -> xilinx_dynamic | Eddie Hung | 2019-06-04 | 1 | -2/+2 |
| | | |||||
| * | Add space between -D and _ABC | Eddie Hung | 2019-06-04 | 1 | -2/+2 |
| | | |||||
| * | Add (* abc_flop_q *) to brams_bb.v | Eddie Hung | 2019-06-04 | 1 | -8/+8 |
| | | |||||
| * | Fix name clash | Eddie Hung | 2019-06-04 | 1 | -11/+11 |
| | | |||||
| * | Add mux_map.v for wide mux | Eddie Hung | 2019-06-04 | 4 | -30/+82 |
| | | |||||
| * | Move ff_map back after ABC for shregmap | Eddie Hung | 2019-06-03 | 1 | -4/+4 |
| | | |||||
| * | Respect -nocarry | Eddie Hung | 2019-06-03 | 1 | -1/+3 |
| | | |||||
| * | Fix pmux2shiftx logic | Eddie Hung | 2019-06-03 | 1 | -1/+1 |
| | | |||||
| * | Merge mistake | Eddie Hung | 2019-06-03 | 1 | -14/+6 |
| | | |||||
 |
index : iCE40/yosys | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |