aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/xilinx
Commit message (Collapse)AuthorAgeFilesLines
...
| | * | | Merge branch 'master' into eddie/fix_retimeEddie Hung2019-04-183-41/+60
| | |\ \ \
| | * | | | synth_* with -retime option now calls abc with -D 1 as wellEddie Hung2019-04-101-2/+2
| | | | | |
| * | | | | Call shregmap twice -- once for variable, another for fixedEddie Hung2019-04-052-8/+14
| | | | | |
| * | | | | Move dffinit til after abcEddie Hung2019-04-053-2/+2
| | | | | |
| * | | | | Merge branch 'eddie/fix_retime' into xc7srlEddie Hung2019-04-054-11/+12
| |\| | | |
| | * | | | Move techamp t:$_DFF_?N? to before abc callEddie Hung2019-04-051-2/+2
| | | | | |
| | * | | | RetryEddie Hung2019-04-051-1/+1
| | | | | |
| | * | | | Resolve @daveshah1 comment, update synth_xilinx helpEddie Hung2019-04-052-7/+9
| | | | | |
| | * | | | synth_xilinx to techmap FFs after abc call, otherwise -retime failsEddie Hung2019-04-051-3/+3
| | | | | |
| * | | | | techmap inside map_cells stageEddie Hung2019-04-052-2/+1
| | | | | |
| * | | | | Merge branch 'map_cells_before_map_luts' into xc7srlEddie Hung2019-04-041-0/+1
| |\ \ \ \ \ | | | |_|/ / | | |/| | |
| | * | | | Missing techmap entry in helpEddie Hung2019-04-041-0/+1
| | | | | |
| * | | | | Use soft-logic, not LUT3 instantiationEddie Hung2019-04-041-4/+2
| | | | | |
| * | | | | Merge branch 'map_cells_before_map_luts' into xc7srlEddie Hung2019-04-041-12/+12
| |\| | | |
| | * | | | synth_xilinx to map_cells before map_lutsEddie Hung2019-04-041-12/+12
| | |/ / /
| * | | | Cleanup commentsEddie Hung2019-04-041-5/+4
| | | | |
| * | | | t:$dff* -> t:$dff t:$dffeEddie Hung2019-04-041-2/+2
| | | | |
| * | | | -nosrl meant when -nobramEddie Hung2019-04-031-1/+1
| | | | |
| * | | | Remove duplicate STARTUPE2Eddie Hung2019-04-031-1/+0
| | | | |
| * | | | Disable shregmap in synth_xilinx if -retimeEddie Hung2019-04-031-3/+3
| | | | |
| * | | | synth_xilinx to use shregmap with -minlen 3Eddie Hung2019-03-251-2/+2
| | | | |
| * | | | Merge remote-tracking branch 'origin/master' into xc7srlEddie Hung2019-03-222-24/+31
| |\| | |
| * | | | Add '-nosrl' option to synth_xilinxEddie Hung2019-03-211-6/+16
| | | | |
| * | | | Fine tune cells_map.vEddie Hung2019-03-201-19/+15
| | | | |
| * | | | Revert $__SHREG_ to orig; use $__XILINX_SHREG for variable lengthEddie Hung2019-03-191-53/+20
| | | | |
| * | | | Add support for variable length Xilinx SRL > 128Eddie Hung2019-03-191-11/+67
| | | | |
| * | | | Restore original synth_xilinx commandsEddie Hung2019-03-191-1/+2
| | | | |
| * | | | Fix spacingEddie Hung2019-03-191-1/+1
| | | | |
| * | | | Fix INIT for variable length SRs that have been bumped up oneEddie Hung2019-03-191-1/+1
| | | | |
| * | | | Merge remote-tracking branch 'origin/master' into xc7srlEddie Hung2019-03-191-2/+4
| |\ \ \ \
| * | | | | Only accept <128 for variable length, only if $shiftx exclusiveEddie Hung2019-03-161-5/+1
| | | | | |
| * | | | | Cleanup synth_xilinxEddie Hung2019-03-152-3/+2
| | | | | |
| * | | | | WorkingEddie Hung2019-03-152-47/+78
| | | | | |
| * | | | | Reverse bits in INIT parameter for Xilinx, since MSB is shifted firstEddie Hung2019-03-141-16/+32
| | | | | |
| * | | | | MisspellEddie Hung2019-03-141-1/+1
| | | | | |
| * | | | | Revert "Add shregmap -init_msb_first and use in synth_xilinx"Eddie Hung2019-03-141-3/+2
| | | | | | | | | | | | | | | | | | | | | | | | This reverts commit 26ecbc1aee1dca1c186ab2b51835d74f67bc3e75.
| * | | | | Merge remote-tracking branch 'origin/master' into xc7srlEddie Hung2019-03-1410-177/+571
| |\ \ \ \ \
| * | | | | | Add shregmap -init_msb_first and use in synth_xilinxEddie Hung2019-03-141-2/+2
| | | | | | |
| * | | | | | Fix cells_map for SRLEddie Hung2019-03-141-19/+17
| | | | | | |
| * | | | | | Move shregmap until after first techmapEddie Hung2019-03-131-2/+2
| | | | | | |
| * | | | | | Refactor $__SHREG__ in cells_map.vEddie Hung2019-03-131-32/+24
| | | | | | |
| * | | | | | Remove SRL16/32 from cells_xtraEddie Hung2019-02-282-18/+2
| | | | | | |
| * | | | | | Add SRL16 and SRL32 sim modelsEddie Hung2019-02-281-0/+39
| | | | | | |
| * | | | | | Fix SRL16/32 techmap off-by-oneEddie Hung2019-02-281-18/+24
| | | | | | |
| * | | | | | synth_xilinx to call shregmap with enable supportEddie Hung2019-02-282-24/+29
| | | | | | |
| * | | | | | synth_xilinx to use shregmap with -params tooEddie Hung2019-02-282-22/+19
| | | | | | |
| * | | | | | synth_xilinx to now have shregmap call after dff2dffeEddie Hung2019-02-281-0/+2
| | | | | | |
| * | | | | | Add techmap rule for $__SHREG_DFF_P_ to SRL16/32Eddie Hung2019-02-281-0/+71
| | | | | | |
* | | | | | | Add MUXCY and XORCY to cells_box.vEddie Hung2019-04-162-0/+15
| | | | | | |
* | | | | | | Fix spacingEddie Hung2019-04-161-1/+1
| | | | | | |