aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs
Commit message (Collapse)AuthorAgeFilesLines
...
| | * | | | | | | | | ice40: Adapt the relut process passes to the new $lut <=> SB_LUT4 port mapSylvain Munaut2019-07-162-4/+4
| | | |_|/ / / / / / | | |/| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | The new mapping introduced in 437fec0d88b4a2ad172edf0d1a861a38845f3b1d needed matching adaptation when converting and optimizing LUTs during the relut process Fixes #1187 (Diagnosis of the issue by @daveshah1 on IRC) Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
| * / | | | | | | | gen_lut to return correctly sized LUT maskEddie Hung2019-07-161-1/+1
| |/ / / / / / / /
| * | | | | | | | Merge pull request #1186 from YosysHQ/eddie/abc9_ice40_fixEddie Hung2019-07-168-29/+120
| |\ \ \ \ \ \ \ \ | | |/ / / / / / / | |/| | | | | | | abc9/ice40: encapsulate SB_CARRY+SB_LUT4 into one box
| | * | | | | | | $__ICE40_CARRY_LUT4 -> $__ICE40_FULL_ADDER as per @whitequarkEddie Hung2019-07-157-8/+8
| | | | | | | | |
| | * | | | | | | ice40_opt to $__ICE40_CARRY_LUT4 into $lut not SB_LUTEddie Hung2019-07-131-9/+7
| | | | | | | | |
| | * | | | | | | Use Const::from_string() not its constructor...Eddie Hung2019-07-121-1/+1
| | | | | | | | |
| | * | | | | | | Off by oneEddie Hung2019-07-121-1/+1
| | | | | | | | |
| | * | | | | | | Fix spacingEddie Hung2019-07-121-1/+1
| | | | | | | | |
| | * | | | | | | Remove double pushEddie Hung2019-07-121-1/+0
| | | | | | | | |
| | * | | | | | | Map to and from this box if -abc9Eddie Hung2019-07-121-2/+3
| | | | | | | | |
| | * | | | | | | ice40_opt to handle this box and opt back to SB_LUT4Eddie Hung2019-07-121-0/+48
| | | | | | | | |
| | * | | | | | | Add new box to cells_sim.vEddie Hung2019-07-121-2/+25
| | | | | | | | |
| | * | | | | | | _ABC macro will map and unmap to this new boxEddie Hung2019-07-122-0/+34
| | | | | | | | |
| | * | | | | | | Combine SB_CARRY+SB_LUT into one $__ICE40_CARRY_LUT4 boxEddie Hung2019-07-123-25/+13
| | | | | | | | |
* | | | | | | | | synth_ice40 to decompose into 16x16Eddie Hung2019-07-181-1/+3
| | | | | | | | |
* | | | | | | | | mul2dsp to create cells that can be interchanged with $mulEddie Hung2019-07-181-1/+7
| |_|/ / / / / / |/| | | | | | |
* | | | | | | | Make consistentEddie Hung2019-07-181-1/+2
| | | | | | | |
* | | | | | | | Fix signed multiplier decompositionEddie Hung2019-07-181-29/+36
| | | | | | | |
* | | | | | | | Use single DSP_SIGNEDONLY macroEddie Hung2019-07-181-1/+1
| | | | | | | |
* | | | | | | | Working for unsignedEddie Hung2019-07-181-52/+28
| | | | | | | |
* | | | | | | | CleanupEddie Hung2019-07-181-70/+58
| | | | | | | |
* | | | | | | | Merge branch 'xc7dsp' of github.com:YosysHQ/yosys into xc7dspEddie Hung2019-07-181-31/+41
|\ \ \ \ \ \ \ \
| * | | | | | | | mul2dsp: Lower partial products always have unsigned inputsDavid Shah2019-07-181-31/+41
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
* | | | | | | | | Make all operands signedEddie Hung2019-07-171-1/+1
| | | | | | | | |
* | | | | | | | | Update commentEddie Hung2019-07-171-5/+3
|/ / / / / / / /
* | | | | | | | Fix mul2dsp signednessEddie Hung2019-07-171-42/+38
| | | | | | | |
* | | | | | | | A_SIGNED == B_SIGNED so flip bothEddie Hung2019-07-171-21/+12
| | | | | | | |
* | | | | | | | Add DSP_{A,B}_SIGNEDONLY macroEddie Hung2019-07-161-11/+40
| | | | | | | |
* | | | | | | | SignednessEddie Hung2019-07-162-8/+8
| | | | | | | |
* | | | | | | | Revert drop down to 24x16 multipliers for allEddie Hung2019-07-162-4/+4
| | | | | | | |
* | | | | | | | Merge branch 'xc7dsp' of github.com:YosysHQ/yosys into xc7dspEddie Hung2019-07-164-27/+35
|\ \ \ \ \ \ \ \
| * | | | | | | | xilinx: Add correct signed behaviour to DSP48E1 modelDavid Shah2019-07-161-1/+1
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
| * | | | | | | | xilinx: Treat DSP48E1 as 24x17 unsigned for now (actual behaviour is 25x18 ↵David Shah2019-07-162-4/+8
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | signed) Signed-off-by: David Shah <dave@ds0.me>
| * | | | | | | | mul2dsp: Fix edge case where Y_WIDTH is less than B_WIDTH+`DSP_A_MAXWIDTHDavid Shah2019-07-161-18/+22
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
| * | | | | | | | mul2dsp: Fix indentationDavid Shah2019-07-161-7/+7
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
* | | | | | | | | Add support for {A,B,P}REG in DSP48E1Eddie Hung2019-07-161-5/+21
| | | | | | | | |
* | | | | | | | | Do not swap if equalsEddie Hung2019-07-151-1/+1
| | | | | | | | |
* | | | | | | | | Oops forgot these filesEddie Hung2019-07-152-0/+5
| | | | | | | | |
* | | | | | | | | OUT port to Y in generic DSPEddie Hung2019-07-152-3/+3
| | | | | | | | |
* | | | | | | | | Move DSP mapping back out to dsp_map.vEddie Hung2019-07-152-41/+40
|/ / / / / / / /
* | | | | | | | Only swap if B_WIDTH > A_WIDTHEddie Hung2019-07-151-1/+1
| | | | | | | |
* | | | | | | | Tidy upEddie Hung2019-07-151-39/+26
| | | | | | | |
* | | | | | | | Move DSP48E1 model out of cells_xtra, initial multiply one in cells_simEddie Hung2019-07-152-82/+131
| | | | | | | |
* | | | | | | | Merge remote-tracking branch 'origin/master' into xc7dspEddie Hung2019-07-1512-25/+609
|\| | | | | | |
| * | | | | | | Merge pull request #1183 from whitequark/ice40-always-relutClifford Wolf2019-07-121-11/+5
| |\ \ \ \ \ \ \ | | |/ / / / / / | |/| | | | | | synth_ice40: switch -relut to be always on
| | * | | | | | synth_ice40: switch -relut to be always on.whitequark2019-07-111-10/+4
| | | | | | | |
| | * | | | | | synth_ice40: fix help text typo. NFC.whitequark2019-07-111-1/+1
| | | |_|_|_|/ | | |/| | | |
| * | | | | | Merge pull request #1182 from koriakin/xc6s-bramEddie Hung2019-07-119-8/+598
| |\ \ \ \ \ \ | | | | | | | | | | | | | | | | synth_xilinx: Initial Spartan 6 block RAM inference support.
| | * | | | | | synth_xilinx: Initial Spartan 6 block RAM inference support.Marcin Kościelnicki2019-07-119-8/+598
| | |/ / / / /
| * / / / / / xilinx: Fix the default values for FDPE/FDSE INIT attributes to match ↵Marcin Kościelnicki2019-07-112-6/+6
| |/ / / / / | | | | | | | | | | | | | | | | | | ISE/Vivado.
generated by cgit v1.2.3 (git 2.25.1) at 2025-07-07 14:57:25 +0000