| Commit message (Collapse) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | Moved common techlib files to techlibs/common | Clifford Wolf | 2013-09-15 | 2 | -3/+3 |
| | | |||||
| * | Added $div and $mod technology mapping | Clifford Wolf | 2013-08-09 | 1 | -3/+3 |
| | | |||||
| * | Major redesign of expr width/sign detecion (verilog/ast frontend) | Clifford Wolf | 2013-07-09 | 1 | -2/+2 |
| | | |||||
| * | Improved vcdcd.pl (added -d option) | Clifford Wolf | 2013-05-14 | 1 | -8/+82 |
| | | |||||
| * | Some improvements in vcdcd.pl | Clifford Wolf | 2013-05-14 | 1 | -4/+16 |
| | | |||||
| * | added more .gitignore files (make test) | Clifford Wolf | 2013-01-05 | 1 | -0/+1 |
| | | |||||
| * | initial import | Clifford Wolf | 2013-01-05 | 5 | -0/+550 |
 |
index : iCE40/yosys | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |