iCE40/yosys - [no description]

	Commit message (Collapse)	Author	Age	Files	Lines
...
\| *	tests: Centralize test collection and Makefile generation	Xiretza	2020-09-21	1	-19/+3
\| \|
* \|	Update .gitignore	David Shah	2020-10-01	1	-0/+2
\| \| \| \| \| \| \| \|	Signed-off-by: David Shah <dave@ds0.me>
* \|	add tests	N. Engelhardt	2020-09-28	2	-0/+49
\|/
*	Merge pull request #2080 from YosysHQ/eddie/fix_test_warnings	Eddie Hung	2020-06-03	1	-1/+1
\|\ \| \| \| \|	tests: reduce test warnings
\| *	tests: fix some test warnings	Eddie Hung	2020-05-25	1	-1/+1
\| \|
* \|	test: add attribute-before-stmt test from @nakengelhardt	Eddie Hung	2020-05-25	1	-0/+15
\| \|
* \|	verilog: do not warn for attributes on null statements	Eddie Hung	2020-05-25	1	-4/+4
\| \|
* \|	tests: add an generate-else test too	Eddie Hung	2020-05-25	1	-0/+34
\| \|
* \|	tests: add #2037 testcase	Eddie Hung	2020-05-25	1	-0/+9
\|/
*	Merge pull request #2057 from YosysHQ/eddie/fix_task_attr	Eddie Hung	2020-05-21	1	-0/+28
\|\ \| \| \| \|	verilog: support attributes before (not after) task identifier (but 13 s/r conflicts)
\| *	tests: attributes before task enable	Eddie Hung	2020-05-14	1	-0/+28
\|
*	Merge pull request #2045 from YosysHQ/eddie/fix2042	Eddie Hung	2020-05-14	4	-0/+93
\|\ \| \| \| \|	verilog: error if no direction given for task arguments, default to input in SV mode
\| *	test: add another testcase as per @nakengelhardt	Eddie Hung	2020-05-14	1	-0/+25
\| \|
\| *	tests: update/extend task argument tests	Eddie Hung	2020-05-13	2	-2/+35
\| \|
\| *	tests: add #2042 testcase	Eddie Hung	2020-05-11	1	-0/+12
\| \|
\| *	Setup tests/verilog properly	Eddie Hung	2020-05-11	2	-0/+23
\|
*	techlibs/common: more robustness when *_WIDTH = 0	Eddie Hung	2020-05-05	1	-1/+0
\|
*	test: add failing test	Eddie Hung	2020-05-04	1	-0/+5