From da360771a193707b59eac9b95b3bfe1652a057aa Mon Sep 17 00:00:00 2001
From: Clifford Wolf <clifford@clifford.at>
Date: Tue, 2 Sep 2014 22:49:24 +0200
Subject: Create a default selection stack in RTLIL::Design::Design()

---
 kernel/yosys.cc | 2 --
 1 file changed, 2 deletions(-)

(limited to 'kernel/yosys.cc')

diff --git a/kernel/yosys.cc b/kernel/yosys.cc
index 7b8173b6a..0ecb4cdaf 100644
--- a/kernel/yosys.cc
+++ b/kernel/yosys.cc
@@ -74,9 +74,7 @@ int SIZE(RTLIL::Wire *wire)
 void yosys_setup()
 {
 	Pass::init_register();
-
 	yosys_design = new RTLIL::Design;
-	yosys_design->selection_stack.push_back(RTLIL::Selection());
 	log_push();
 }
 
-- 
cgit v1.2.3