1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 |
|
Source of the files: http://www.asic-world.com/examples/verilog/lfsr.html Run first: runme_presynth Generate output netlist with run_max10 or run_cycloneiv Then, check with: runme_postsynth s.org/cgit/xen/xen/atom/tools/python/xen/xend/uuid.py?h=staging-4.2' type='application/atom+xml'/>