module reg_combo_example( a, b, y); input a, b; output y; reg y; wire a, b; always @ ( a or b) begin y = a & b; end endmodule nwrt.panaceas.org/cgit/iCE40/yosys/atom/techlibs/common/techmap.v?h=master' type='application/atom+xml'/>
![]() |
index : iCE40/yosys | |
[no description] |
aboutsummaryrefslogtreecommitdiffstats |