diff options
author | John Crispin <john@openwrt.org> | 2014-09-15 10:19:38 +0000 |
---|---|---|
committer | John Crispin <john@openwrt.org> | 2014-09-15 10:19:38 +0000 |
commit | 7dbbdfb61f99a765ff02d40daa1d63c769df41ef (patch) | |
tree | 2d02c4580ff00b8f32bcb252edae867b296133d7 /target/linux/ar71xx/patches-3.10/601-MIPS-ath79-add-more-register-defines.patch | |
parent | b520e9b8d441b85e17e29b854306179f1bdb4787 (diff) | |
download | master-31e0f0ae-7dbbdfb61f99a765ff02d40daa1d63c769df41ef.tar.gz master-31e0f0ae-7dbbdfb61f99a765ff02d40daa1d63c769df41ef.tar.bz2 master-31e0f0ae-7dbbdfb61f99a765ff02d40daa1d63c769df41ef.zip |
ar71xx: add qihoo 360 c301 router support
Qihoo 360 C301 is a dual band wireless router supports 802.11n and 802.11ac.
Its chipset is AR9344 + AR9882 with two 16MB flashes.
This patch adds its initial support.
v2:
* use mtd_get_mac_ascii to fetch MAC address for ath10k.
* use ath79_register_pci to initialize AR9882.
Signed-off-by: Weijie Gao <hackpascal@gmail.com>
SVN-Revision: 42552
Diffstat (limited to 'target/linux/ar71xx/patches-3.10/601-MIPS-ath79-add-more-register-defines.patch')
-rw-r--r-- | target/linux/ar71xx/patches-3.10/601-MIPS-ath79-add-more-register-defines.patch | 3 |
1 files changed, 2 insertions, 1 deletions
diff --git a/target/linux/ar71xx/patches-3.10/601-MIPS-ath79-add-more-register-defines.patch b/target/linux/ar71xx/patches-3.10/601-MIPS-ath79-add-more-register-defines.patch index 81a997b85e..214aa7353f 100644 --- a/target/linux/ar71xx/patches-3.10/601-MIPS-ath79-add-more-register-defines.patch +++ b/target/linux/ar71xx/patches-3.10/601-MIPS-ath79-add-more-register-defines.patch @@ -207,7 +207,7 @@ #define AR934X_GPIO_REG_FUNC 0x6c #define AR71XX_GPIO_COUNT 16 -@@ -561,4 +664,148 @@ +@@ -561,4 +664,149 @@ #define AR934X_SRIF_DPLL2_OUTDIV_SHIFT 13 #define AR934X_SRIF_DPLL2_OUTDIV_MASK 0x7 @@ -279,6 +279,7 @@ +#define AR934X_GPIO_FUNC_JTAG_DISABLE BIT(1) + +#define AR934X_GPIO_OUT_GPIO 0 ++#define AR934X_GPIO_OUT_SPI_CS1 7 +#define AR934X_GPIO_OUT_LED_LINK0 41 +#define AR934X_GPIO_OUT_LED_LINK1 42 +#define AR934X_GPIO_OUT_LED_LINK2 43 |