diff options
| author | Jonas Gorski <jogo@openwrt.org> | 2015-08-23 09:35:56 +0000 |
|---|---|---|
| committer | Jonas Gorski <jogo@openwrt.org> | 2015-08-23 09:35:56 +0000 |
| commit | ecdce239a54b7a4c4aa760a659c13642e1817326 (patch) | |
| tree | 83539a5e69d1d9b9dddad0f3ad5f66aeb8cb02ed /target/linux/brcm63xx/patches-3.18/511-board_V2500V.patch | |
| parent | 0d54d4434978a616ac76ba7893e52b32385c4575 (diff) | |
| download | master-31e0f0ae-ecdce239a54b7a4c4aa760a659c13642e1817326.tar.gz master-31e0f0ae-ecdce239a54b7a4c4aa760a659c13642e1817326.tar.bz2 master-31e0f0ae-ecdce239a54b7a4c4aa760a659c13642e1817326.zip | |
brcm63xx: ensure dummy byte is set for mapped spi flash with fast read
Some CFEs seem to misconfigure the mapped memory flash access with
fast read but without a dummy byte, causing all accesses to be prefixed
with 0xff.
This of course breaks reading out the nvram, so do not just move back to
single i/o accessors, but also ensure that the dummy byte is correctly
set.
Signed-off-by: Jonas Gorski <jogo@openwrt.org>
SVN-Revision: 46707
Diffstat (limited to 'target/linux/brcm63xx/patches-3.18/511-board_V2500V.patch')
| -rw-r--r-- | target/linux/brcm63xx/patches-3.18/511-board_V2500V.patch | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/target/linux/brcm63xx/patches-3.18/511-board_V2500V.patch b/target/linux/brcm63xx/patches-3.18/511-board_V2500V.patch index 2d8951fc08..5b7c789dac 100644 --- a/target/linux/brcm63xx/patches-3.18/511-board_V2500V.patch +++ b/target/linux/brcm63xx/patches-3.18/511-board_V2500V.patch @@ -69,7 +69,7 @@ cfe = boot_addr + BCM963XX_CFE_VERSION_OFFSET; --- a/arch/mips/bcm63xx/dev-flash.c +++ b/arch/mips/bcm63xx/dev-flash.c -@@ -19,6 +19,7 @@ +@@ -20,6 +20,7 @@ #include <linux/spi/spi.h> #include <linux/spi/flash.h> @@ -77,7 +77,7 @@ #include <bcm63xx_cpu.h> #include <bcm63xx_dev_flash.h> #include <bcm63xx_dev_hsspi.h> -@@ -220,6 +221,13 @@ int __init bcm63xx_flash_register(int nu +@@ -234,6 +235,13 @@ int __init bcm63xx_flash_register(int nu val = bcm_mpi_readl(MPI_CSBASE_REG(0)); val &= MPI_CSBASE_BASE_MASK; |