aboutsummaryrefslogtreecommitdiffstats
path: root/target/linux/oxnas/patches-5.4/050-ox820-remove-left-overs.patch
diff options
context:
space:
mode:
authorDaniel Golle <daniel@makrotopia.org>2021-10-09 16:44:01 +0100
committerDaniel Golle <daniel@makrotopia.org>2021-10-09 16:48:45 +0100
commit7ab94288e052ad17cbbed5c78a5e7194b0cfa116 (patch)
treea564f5b9116a90f9c92718d202bf3defdfee88b9 /target/linux/oxnas/patches-5.4/050-ox820-remove-left-overs.patch
parent401d7ebf2c9bdcc7c1e24900ed9f8acf87d932c8 (diff)
downloadupstream-7ab94288e052ad17cbbed5c78a5e7194b0cfa116.tar.gz
upstream-7ab94288e052ad17cbbed5c78a5e7194b0cfa116.tar.bz2
upstream-7ab94288e052ad17cbbed5c78a5e7194b0cfa116.zip
oxnas: switch to Linux 5.10
Linux 5.10 has been there as testing kernel for a while now. Do the switch and drop config and patches for Linux 5.4. Signed-off-by: Daniel Golle <daniel@makrotopia.org>
Diffstat (limited to 'target/linux/oxnas/patches-5.4/050-ox820-remove-left-overs.patch')
-rw-r--r--target/linux/oxnas/patches-5.4/050-ox820-remove-left-overs.patch63
1 files changed, 0 insertions, 63 deletions
diff --git a/target/linux/oxnas/patches-5.4/050-ox820-remove-left-overs.patch b/target/linux/oxnas/patches-5.4/050-ox820-remove-left-overs.patch
deleted file mode 100644
index e30f328792..0000000000
--- a/target/linux/oxnas/patches-5.4/050-ox820-remove-left-overs.patch
+++ /dev/null
@@ -1,63 +0,0 @@
-From 552ed4955c1fee1109bf5ba137dc35a411a1448c Mon Sep 17 00:00:00 2001
-From: Daniel Golle <daniel@makrotopia.org>
-Date: Fri, 1 Jun 2018 02:41:15 +0200
-Subject: [PATCH] arm: ox820: remove left-overs
-
-Signed-off-by: Daniel Golle <daniel@makrotopia.org>
----
- drivers/clk/clk-oxnas.c | 2 --
- include/dt-bindings/clock/oxsemi,ox820.h | 32 +++++++++++-------------
- 2 files changed, 14 insertions(+), 20 deletions(-)
-
---- a/drivers/clk/clk-oxnas.c
-+++ b/drivers/clk/clk-oxnas.c
-@@ -29,8 +29,6 @@ struct oxnas_stdclk_data {
- struct clk_hw_onecell_data *onecell_data;
- struct clk_oxnas_gate **gates;
- unsigned int ngates;
-- struct clk_oxnas_pll **plls;
-- unsigned int nplls;
- };
-
- /* Regmap offsets */
---- a/include/dt-bindings/clock/oxsemi,ox820.h
-+++ b/include/dt-bindings/clock/oxsemi,ox820.h
-@@ -6,24 +6,20 @@
- #ifndef DT_CLOCK_OXSEMI_OX820_H
- #define DT_CLOCK_OXSEMI_OX820_H
-
--/* PLLs */
--#define CLK_820_PLLA 0
--#define CLK_820_PLLB 1
--
- /* Gate Clocks */
--#define CLK_820_LEON 2
--#define CLK_820_DMA_SGDMA 3
--#define CLK_820_CIPHER 4
--#define CLK_820_SD 5
--#define CLK_820_SATA 6
--#define CLK_820_AUDIO 7
--#define CLK_820_USBMPH 8
--#define CLK_820_ETHA 9
--#define CLK_820_PCIEA 10
--#define CLK_820_NAND 11
--#define CLK_820_PCIEB 12
--#define CLK_820_ETHB 13
--#define CLK_820_REF600 14
--#define CLK_820_USBDEV 15
-+#define CLK_820_LEON 0
-+#define CLK_820_DMA_SGDMA 1
-+#define CLK_820_CIPHER 2
-+#define CLK_820_SD 3
-+#define CLK_820_SATA 4
-+#define CLK_820_AUDIO 5
-+#define CLK_820_USBMPH 6
-+#define CLK_820_ETHA 7
-+#define CLK_820_PCIEA 8
-+#define CLK_820_NAND 9
-+#define CLK_820_PCIEB 10
-+#define CLK_820_ETHB 11
-+#define CLK_820_REF600 12
-+#define CLK_820_USBDEV 13
-
- #endif /* DT_CLOCK_OXSEMI_OX820_H */