aboutsummaryrefslogtreecommitdiffstats
path: root/target/linux/ath79/dts/qca9558_openmesh_om5p-ac-v2.dts
Commit message (Collapse)AuthorAgeFilesLines
* ath79: fix PLL settings for QCA955xDavid Bauer2018-08-091-0/+4
| | | | | | | | | | | | | | This adds PLL settings for the ethernet ports of the TP-Link TL-WR1043 v2/v3 and the Openmesh OM5P-AC-v2. We also change the PLL-settings in the qca9557.dtsi to match the ones used as default on the ar71xx target. As of 4b9680f138 those devices have broken ethernet ports as the default PLL settings defined in the QCA9557.dtsi are applied which are off for those devices. Signed-off-by: David Bauer <mail@david-bauer.net>
* ath79: fix dts warningsMathias Kresin2018-08-081-5/+1
| | | | | | | Fix all issues found by the devicetree compiler like wrong address/size cells as well as wrong/missing/superfluous unit addresses. Signed-off-by: Mathias Kresin <dev@kresin.me>
* ath79: fix compatible stringsMathias Kresin2018-08-081-1/+1
| | | | | | | Use only the jedec,spi-nor compatible string. Everything else either never worked or is only support to keep compatibility. Signed-off-by: Mathias Kresin <dev@kresin.me>
* ath79: Remove all memory nodes defined in dtsChuanhong Guo2018-06-281-5/+0
| | | | | | | This target can automatically detect the correct memory size and we've been using it for long in ar71xx. Signed-off-by: Chuanhong Guo <gch981213@gmail.com>
* ath79: qca95xx: add new intc2, correct intc3 and add second pcie on qca9557Johann Neuhauser2018-06-201-1/+1
| | | | Signed-off-by: Johann Neuhauser <johann@it-neuhauser.de>
* ath79: fix qm5p-ac-v2 dts fileJohn Crispin2018-06-181-1/+1
| | | | Signed-off-by: John Crispin <john@phrozen.org>
* ath79: fix dts filesMathias Kresin2018-05-171-0/+176
Add the SoC compatible to the individual dts files. Rename the dts files to match the common pattern. Remove dts files wich aren't used and no image in ar71xx exists. Signed-off-by: Mathias Kresin <dev@kresin.me>