| Commit message (Collapse) | Author | Age | Files | Lines |
|
|
|
|
|
|
|
| |
The dts defines the reset fe for all architectures. However
the soc code used direct register access of the reset controller.
Replace the custom soc reset with a generic fe_reset_fe().
Signed-off-by: Alexander Couzens <lynxis@fe80.eu>
|
|
|
|
|
|
|
|
| |
The fe_reset function direct access the reset controller instead
using the reset controller api. In preparation to use the
reset controller.
Signed-off-by: Alexander Couzens <lynxis@fe80.eu>
|
|
|
|
|
|
|
| |
move the driver into shared 'files' directory and rename all symbols
from mediatek/mtk to ralink.
Signed-off-by: Chuanhong Guo <gch981213@gmail.com>
|
|
|
|
|
|
| |
Signed-off-by: John Crispin <blogic@openwrt.org>
SVN-Revision: 47899
|
|
|
|
|
|
| |
Signed-off-by: michael lee <igvtee@gmail.com>
SVN-Revision: 44740
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
the old FE_INT_STATUS register becomes two registers.
FE_INT_STATUS and INT_STATUS. so the hw status almost full
must change to read from FE_INT_STATUS register.
tx/rx done read from INT_STATUS register.
mt7620 datasheet define CNT_GDM1_AF at BIT(29).
but after test it should be BIT(13). why?
Signed-off-by: michael lee <igvtee@gmail.com>
SVN-Revision: 44371
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
* fix TSO features verify on mt7621 firewrt board
* improve tx clean up. no need to access uncached
memory. also use TX_DTX register instead of
read tx ring DONE bit
* mt7621 need napi weight 64 to get more performance
* remove netif_receive_skb, after kernel version
3.7 tcp4_gro_receive can handle tcp checksum.
on rt2880 use iperf tcp LAN to WAN throughput test.
with gro 135 Mbits/sec. without gro 80.4Mbits/sec.
Signed-off-by: michael lee <igvtee@gmail.com>
SVN-Revision: 44118
|
|
|
|
|
|
| |
Signed-off-by: michael lee <igvtee@gmail.com>
SVN-Revision: 44044
|
|
|
|
|
|
|
|
| |
could reduce throughput
Signed-off-by: Felix Fietkau <nbd@openwrt.org>
SVN-Revision: 43952
|
|
Signed-off-by: John Crispin <blogic@openwrt.org>
SVN-Revision: 43194
|