aboutsummaryrefslogtreecommitdiffstats
path: root/target/linux/ramips/dts/mt7620a_iptime.dtsi
blob: 26727893715f18fd9aca2c7ad611bf7574f73af4 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
// SPDX-License-Identifier: GPL-2.0-or-later OR MIT

#include "mt7620a.dtsi"

#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>

/ {
	aliases {
		label-mac-device = &ethernet;
	};
};

&gpio1 {
	status = "okay";
};

&spi0 {
	status = "okay";

	flash@0 {
		compatible = "jedec,spi-nor";
		reg = <0>;
		spi-max-frequency = <40000000>;

		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			uboot: partition@0 {
				label = "u-boot";
				reg = <0x0 0x20000>;
				read-only;
			};

			partition@20000 {
				label = "config";
				reg = <0x20000 0x10000>;
				read-only;
			};

			firmware: partition@30000 {
				compatible = "denx,uimage";
				label = "firmware";
			};
		};
	};
};

&ethernet {
	nvmem-cells = <&macaddr_uboot_1fc20>;
	nvmem-cell-names = "mac-address";
};

&ehci {
	status = "okay";
};

&ohci {
	status = "okay";
};

&pcie {
	status = "okay";
};

&pcie0 {
	wifi@0,0 {
		compatible = "mediatek,mt76";
		reg = <0x0000 0 0 0 0>;
		mediatek,mtd-eeprom = <&uboot 0x1f800>;
		ieee80211-freq-limit = <5000000 6000000>;

		led {
			led-sources = <0>;
			led-active-low;
		};
	};
};

&wmac {
	pinctrl-names = "default";
	pinctrl-0 = <&wled_pins>;

	ralink,mtd-eeprom = <&uboot 0x1f400>;
};

&uboot {
	compatible = "nvmem-cells";
	#address-cells = <1>;
	#size-cells = <1>;

	macaddr_uboot_1fc20: macaddr@1fc20 {
		reg = <0x1fc20 0x6>;
	};
};