diff options
author | Alexsander Akers <me@a2.io> | 2022-01-25 15:03:22 -0500 |
---|---|---|
committer | GitHub <noreply@github.com> | 2022-01-25 15:03:22 -0500 |
commit | b8de35658ffd78ad8b22f91ccbbd3d63663afda9 (patch) | |
tree | 1f265ddfcc8e5abf0316b81b15f80bf5c70fa7b7 /watch-library/config/peripheral_clk_config.h | |
parent | 9e24f6c336773c7404139ab4db0eaab2f99504e2 (diff) | |
download | Sensor-Watch-b8de35658ffd78ad8b22f91ccbbd3d63663afda9.tar.gz Sensor-Watch-b8de35658ffd78ad8b22f91ccbbd3d63663afda9.tar.bz2 Sensor-Watch-b8de35658ffd78ad8b22f91ccbbd3d63663afda9.zip |
Sensor Watch Simulator (#35)
* Put something on screen
* Use the 32bit watch_date_time repr to pass from JS
* Implement periodic callbacks
* Clear display on enabling
* Hook up watch_set_led_color() to SVG (green-only)
* Make debug output full-width
* Remove default Emscripten canvas
* Implement sleep and button clicks
* Fix time zone conversion bug in beats-time app
* Clean up warnings
* Fix pin levels
* Set time zone to browser value (if available)
* Add basic backup data saving
* Silence format specifier warnings in both targets
* Remove unnecessary, copied files
* Use RTC pointer to clear callbacks (if available)
* Use preprocessor define to avoid hardcoding MOVEMENT_NUM_FACES
* Change each face to const preprocessor definition
* Remove Intl.DateTimeFormat usage
* Update shell.html title, header
* Add touch start/end event handlers on SVG buttons
* Update shell.html
* Update folder structure (shared, simulator, hardware under watch-library)
* Tease out shared components from watch_slcd
* Clean up simulator watch_slcd.c inline JS calls
* Fix missing newlines at end of file
* Add simulator warnings (except format, unused-paremter)
* Implement remaining watch_rtc functions
* Fix button bug on mouse down then drag out
* Implement remaining watch_slcd functions
* Link keyboard events to buttons (for keys A, L, M)
* Rewrite event handling (mouse, touch, keyboard) in C
* Set explicit text UTF-8 charset in shell.html
* Address PR comments
* Remove unused directories from include paths
Diffstat (limited to 'watch-library/config/peripheral_clk_config.h')
-rw-r--r-- | watch-library/config/peripheral_clk_config.h | 266 |
1 files changed, 0 insertions, 266 deletions
diff --git a/watch-library/config/peripheral_clk_config.h b/watch-library/config/peripheral_clk_config.h deleted file mode 100644 index 523b036c..00000000 --- a/watch-library/config/peripheral_clk_config.h +++ /dev/null @@ -1,266 +0,0 @@ -/* Auto-generated config file peripheral_clk_config.h */ -#ifndef PERIPHERAL_CLK_CONFIG_H -#define PERIPHERAL_CLK_CONFIG_H - -// <<< Use Configuration Wizard in Context Menu >>> - -// <y> ADC Clock Source -// <id> adc_gclk_selection - -// <GCLK_PCHCTRL_GEN_GCLK0_Val"> Generic clock generator 0 - -// <GCLK_PCHCTRL_GEN_GCLK1_Val"> Generic clock generator 1 - -// <GCLK_PCHCTRL_GEN_GCLK2_Val"> Generic clock generator 2 - -// <GCLK_PCHCTRL_GEN_GCLK3_Val"> Generic clock generator 3 - -// <GCLK_PCHCTRL_GEN_GCLK4_Val"> Generic clock generator 4 - -// <i> Select the clock source for ADC. -#ifndef CONF_GCLK_ADC_SRC -#define CONF_GCLK_ADC_SRC GCLK_PCHCTRL_GEN_GCLK0_Val -#endif - -/** - * \def CONF_GCLK_ADC_FREQUENCY - * \brief ADC's Clock frequency - */ -#ifndef CONF_GCLK_ADC_FREQUENCY -#define CONF_GCLK_ADC_FREQUENCY 4000000 -#endif - -// <y> EIC Clock Source -// <id> eic_gclk_selection - -// <GCLK_PCHCTRL_GEN_GCLK0_Val"> Generic clock generator 0 - -// <GCLK_PCHCTRL_GEN_GCLK1_Val"> Generic clock generator 1 - -// <GCLK_PCHCTRL_GEN_GCLK2_Val"> Generic clock generator 2 - -// <GCLK_PCHCTRL_GEN_GCLK3_Val"> Generic clock generator 3 - -// <GCLK_PCHCTRL_GEN_GCLK4_Val"> Generic clock generator 4 - -// <i> Select the clock source for EIC. -#ifndef CONF_GCLK_EIC_SRC -#define CONF_GCLK_EIC_SRC GCLK_PCHCTRL_GEN_GCLK3_Val -#endif - -/** - * \def CONF_GCLK_EIC_FREQUENCY - * \brief EIC's Clock frequency - */ -#ifndef CONF_GCLK_EIC_FREQUENCY -#define CONF_GCLK_EIC_FREQUENCY 32768 -#endif - -/** - * \def CONF_CPU_FREQUENCY - * \brief CPU's Clock frequency - */ -#ifndef CONF_CPU_FREQUENCY -#define CONF_CPU_FREQUENCY 4000000 -#endif - -// <y> RTC Clock Source -// <id> rtc_clk_selection -// <RTC_CLOCK_SOURCE"> RTC source -// <i> Select the clock source for RTC. -#ifndef CONF_GCLK_RTC_SRC -#define CONF_GCLK_RTC_SRC RTC_CLOCK_SOURCE -#endif - -/** - * \def CONF_GCLK_RTC_FREQUENCY - * \brief RTC's Clock frequency - */ -#ifndef CONF_GCLK_RTC_FREQUENCY -#define CONF_GCLK_RTC_FREQUENCY 1024 -#endif - -// <y> Core Clock Source -// <id> core_gclk_selection - -// <GCLK_PCHCTRL_GEN_GCLK0_Val"> Generic clock generator 0 - -// <GCLK_PCHCTRL_GEN_GCLK1_Val"> Generic clock generator 1 - -// <GCLK_PCHCTRL_GEN_GCLK2_Val"> Generic clock generator 2 - -// <GCLK_PCHCTRL_GEN_GCLK3_Val"> Generic clock generator 3 - -// <GCLK_PCHCTRL_GEN_GCLK4_Val"> Generic clock generator 4 - -// <i> Select the clock source for CORE. -#ifndef CONF_GCLK_SERCOM1_CORE_SRC -#define CONF_GCLK_SERCOM1_CORE_SRC GCLK_PCHCTRL_GEN_GCLK0_Val -#endif - -// <y> Slow Clock Source -// <id> slow_gclk_selection - -// <GCLK_PCHCTRL_GEN_GCLK0_Val"> Generic clock generator 0 - -// <GCLK_PCHCTRL_GEN_GCLK1_Val"> Generic clock generator 1 - -// <GCLK_PCHCTRL_GEN_GCLK2_Val"> Generic clock generator 2 - -// <GCLK_PCHCTRL_GEN_GCLK3_Val"> Generic clock generator 3 - -// <GCLK_PCHCTRL_GEN_GCLK4_Val"> Generic clock generator 4 - -// <i> Select the slow clock source. -#ifndef CONF_GCLK_SERCOM1_SLOW_SRC -#define CONF_GCLK_SERCOM1_SLOW_SRC GCLK_PCHCTRL_GEN_GCLK3_Val -#endif - -/** - * \def CONF_GCLK_SERCOM1_CORE_FREQUENCY - * \brief SERCOM1's Core Clock frequency - */ -#ifndef CONF_GCLK_SERCOM1_CORE_FREQUENCY -#define CONF_GCLK_SERCOM1_CORE_FREQUENCY 4000000 -#endif - -/** - * \def CONF_GCLK_SERCOM1_SLOW_FREQUENCY - * \brief SERCOM1's Slow Clock frequency - */ -#ifndef CONF_GCLK_SERCOM1_SLOW_FREQUENCY -#define CONF_GCLK_SERCOM1_SLOW_FREQUENCY 32768 -#endif - -// <y> Core Clock Source -// <id> core_gclk_selection - -// <GCLK_PCHCTRL_GEN_GCLK0_Val"> Generic clock generator 0 - -// <GCLK_PCHCTRL_GEN_GCLK1_Val"> Generic clock generator 1 - -// <GCLK_PCHCTRL_GEN_GCLK2_Val"> Generic clock generator 2 - -// <GCLK_PCHCTRL_GEN_GCLK3_Val"> Generic clock generator 3 - -// <GCLK_PCHCTRL_GEN_GCLK4_Val"> Generic clock generator 4 - -// <i> Select the clock source for CORE. -#ifndef CONF_GCLK_SERCOM3_CORE_SRC -#define CONF_GCLK_SERCOM3_CORE_SRC GCLK_PCHCTRL_GEN_GCLK0_Val -#endif - -// <y> Slow Clock Source -// <id> slow_gclk_selection - -// <GCLK_PCHCTRL_GEN_GCLK0_Val"> Generic clock generator 0 - -// <GCLK_PCHCTRL_GEN_GCLK1_Val"> Generic clock generator 1 - -// <GCLK_PCHCTRL_GEN_GCLK2_Val"> Generic clock generator 2 - -// <GCLK_PCHCTRL_GEN_GCLK3_Val"> Generic clock generator 3 - -// <GCLK_PCHCTRL_GEN_GCLK4_Val"> Generic clock generator 4 - -// <i> Select the slow clock source. -#ifndef CONF_GCLK_SERCOM3_SLOW_SRC -#define CONF_GCLK_SERCOM3_SLOW_SRC GCLK_PCHCTRL_GEN_GCLK3_Val -#endif - -/** - * \def CONF_GCLK_SERCOM3_CORE_FREQUENCY - * \brief SERCOM3's Core Clock frequency - */ -#ifndef CONF_GCLK_SERCOM3_CORE_FREQUENCY -#define CONF_GCLK_SERCOM3_CORE_FREQUENCY 4000000 -#endif - -/** - * \def CONF_GCLK_SERCOM3_SLOW_FREQUENCY - * \brief SERCOM3's Slow Clock frequency - */ -#ifndef CONF_GCLK_SERCOM3_SLOW_FREQUENCY -#define CONF_GCLK_SERCOM3_SLOW_FREQUENCY 32768 -#endif - -// <y> TC Clock Source -// <id> tc_gclk_selection - -// <GCLK_PCHCTRL_GEN_GCLK0_Val"> Generic clock generator 0 - -// <GCLK_PCHCTRL_GEN_GCLK1_Val"> Generic clock generator 1 - -// <GCLK_PCHCTRL_GEN_GCLK2_Val"> Generic clock generator 2 - -// <GCLK_PCHCTRL_GEN_GCLK3_Val"> Generic clock generator 3 - -// <GCLK_PCHCTRL_GEN_GCLK4_Val"> Generic clock generator 4 - -// <i> Select the clock source for TC. -#ifndef CONF_GCLK_TC3_SRC -#define CONF_GCLK_TC3_SRC GCLK_PCHCTRL_GEN_GCLK3_Val -#endif - -/** - * \def CONF_GCLK_TC3_FREQUENCY - * \brief TC3's Clock frequency - */ -#ifndef CONF_GCLK_TC3_FREQUENCY -#define CONF_GCLK_TC3_FREQUENCY 32768 -#endif - -// <y> TCC Clock Source -// <id> tcc_gclk_selection - -// <GCLK_PCHCTRL_GEN_GCLK0_Val"> Generic clock generator 0 - -// <GCLK_PCHCTRL_GEN_GCLK1_Val"> Generic clock generator 1 - -// <GCLK_PCHCTRL_GEN_GCLK2_Val"> Generic clock generator 2 - -// <GCLK_PCHCTRL_GEN_GCLK3_Val"> Generic clock generator 3 - -// <GCLK_PCHCTRL_GEN_GCLK4_Val"> Generic clock generator 4 - -// <i> Select the clock source for TCC. -#ifndef CONF_GCLK_TCC0_SRC -#define CONF_GCLK_TCC0_SRC GCLK_PCHCTRL_GEN_GCLK0_Val -#endif - -/** - * \def CONF_GCLK_TCC0_FREQUENCY - * \brief TCC0's Clock frequency - */ -#ifndef CONF_GCLK_TCC0_FREQUENCY -#define CONF_GCLK_TCC0_FREQUENCY 16000000 -#endif - -#include <hpl_osc32kctrl_config.h> - -// <y> SLCD Clock Source -// <id> slcd_clk_selection -// <SLCD_CLOCK_SOURCE"> SLCD source -// <i> Select the clock source for SLCD. -#ifndef CONF_GCLK_SLCD_SRC -#define CONF_GCLK_SLCD_SRC SLCD_CLOCK_SOURCE -#endif - -/** - * \def CONF_GCLK_SLCD_FREQUENCY - * \brief SLCD's Clock frequency - */ -#ifndef CONF_GCLK_SLCD_FREQUENCY -#define CONF_GCLK_SLCD_FREQUENCY 32768 -#endif - -#ifndef SLCD_FRAME_FREQUENCY -#define SLCD_FRAME_FREQUENCY \ - (CONF_GCLK_SLCD_FREQUENCY \ - / (((CONF_SLCD_PRESC + 1) * 16) * (CONF_SLCD_CKDIV + 1) \ - * ((CONF_SLCD_COM_NUM == 4) ? 6 : ((CONF_SLCD_COM_NUM == 5) ? 8 : (CONF_SLCD_COM_NUM + 1))))) -#endif - -// <<< end of configuration section >>> - -#endif // PERIPHERAL_CLK_CONFIG_H |