summaryrefslogtreecommitdiffstats
path: root/Smol Watch Project/My Project/hri/hri_nvic_l22.h
diff options
context:
space:
mode:
Diffstat (limited to 'Smol Watch Project/My Project/hri/hri_nvic_l22.h')
-rw-r--r--Smol Watch Project/My Project/hri/hri_nvic_l22.h269
1 files changed, 0 insertions, 269 deletions
diff --git a/Smol Watch Project/My Project/hri/hri_nvic_l22.h b/Smol Watch Project/My Project/hri/hri_nvic_l22.h
deleted file mode 100644
index 5596c99a..00000000
--- a/Smol Watch Project/My Project/hri/hri_nvic_l22.h
+++ /dev/null
@@ -1,269 +0,0 @@
-/**
- * \file
- *
- * \brief SAM NVIC
- *
- * Copyright (c) 2016-2018 Microchip Technology Inc. and its subsidiaries.
- *
- * \asf_license_start
- *
- * \page License
- *
- * Subject to your compliance with these terms, you may use Microchip
- * software and any derivatives exclusively with Microchip products.
- * It is your responsibility to comply with third party license terms applicable
- * to your use of third party software (including open source software) that
- * may accompany Microchip software.
- *
- * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES,
- * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE,
- * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY,
- * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE
- * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL
- * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE
- * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE
- * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT
- * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY
- * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY,
- * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE.
- *
- * \asf_license_stop
- *
- */
-
-#ifdef _SAML22_NVIC_COMPONENT_
-#ifndef _HRI_NVIC_L22_H_INCLUDED_
-#define _HRI_NVIC_L22_H_INCLUDED_
-
-#ifdef __cplusplus
-extern "C" {
-#endif
-
-#include <stdbool.h>
-#include <hal_atomic.h>
-
-#if defined(ENABLE_NVIC_CRITICAL_SECTIONS)
-#define NVIC_CRITICAL_SECTION_ENTER() CRITICAL_SECTION_ENTER()
-#define NVIC_CRITICAL_SECTION_LEAVE() CRITICAL_SECTION_LEAVE()
-#else
-#define NVIC_CRITICAL_SECTION_ENTER()
-#define NVIC_CRITICAL_SECTION_LEAVE()
-#endif
-
-typedef uint32_t hri_nvic_icer_reg_t;
-typedef uint32_t hri_nvic_icpr_reg_t;
-typedef uint32_t hri_nvic_ipr_reg_t;
-typedef uint32_t hri_nvic_iser_reg_t;
-typedef uint32_t hri_nvic_ispr_reg_t;
-
-static inline void hri_nvic_set_ISER_reg(const void *const hw, hri_nvic_iser_reg_t mask)
-{
- NVIC_CRITICAL_SECTION_ENTER();
- ((Nvic *)hw)->ISER.reg |= mask;
- NVIC_CRITICAL_SECTION_LEAVE();
-}
-
-static inline hri_nvic_iser_reg_t hri_nvic_get_ISER_reg(const void *const hw, hri_nvic_iser_reg_t mask)
-{
- uint32_t tmp;
- tmp = ((Nvic *)hw)->ISER.reg;
- tmp &= mask;
- return tmp;
-}
-
-static inline void hri_nvic_write_ISER_reg(const void *const hw, hri_nvic_iser_reg_t data)
-{
- NVIC_CRITICAL_SECTION_ENTER();
- ((Nvic *)hw)->ISER.reg = data;
- NVIC_CRITICAL_SECTION_LEAVE();
-}
-
-static inline void hri_nvic_clear_ISER_reg(const void *const hw, hri_nvic_iser_reg_t mask)
-{
- NVIC_CRITICAL_SECTION_ENTER();
- ((Nvic *)hw)->ISER.reg &= ~mask;
- NVIC_CRITICAL_SECTION_LEAVE();
-}
-
-static inline void hri_nvic_toggle_ISER_reg(const void *const hw, hri_nvic_iser_reg_t mask)
-{
- NVIC_CRITICAL_SECTION_ENTER();
- ((Nvic *)hw)->ISER.reg ^= mask;
- NVIC_CRITICAL_SECTION_LEAVE();
-}
-
-static inline hri_nvic_iser_reg_t hri_nvic_read_ISER_reg(const void *const hw)
-{
- return ((Nvic *)hw)->ISER.reg;
-}
-
-static inline void hri_nvic_set_ICER_reg(const void *const hw, hri_nvic_icer_reg_t mask)
-{
- NVIC_CRITICAL_SECTION_ENTER();
- ((Nvic *)hw)->ICER.reg |= mask;
- NVIC_CRITICAL_SECTION_LEAVE();
-}
-
-static inline hri_nvic_icer_reg_t hri_nvic_get_ICER_reg(const void *const hw, hri_nvic_icer_reg_t mask)
-{
- uint32_t tmp;
- tmp = ((Nvic *)hw)->ICER.reg;
- tmp &= mask;
- return tmp;
-}
-
-static inline void hri_nvic_write_ICER_reg(const void *const hw, hri_nvic_icer_reg_t data)
-{
- NVIC_CRITICAL_SECTION_ENTER();
- ((Nvic *)hw)->ICER.reg = data;
- NVIC_CRITICAL_SECTION_LEAVE();
-}
-
-static inline void hri_nvic_clear_ICER_reg(const void *const hw, hri_nvic_icer_reg_t mask)
-{
- NVIC_CRITICAL_SECTION_ENTER();
- ((Nvic *)hw)->ICER.reg &= ~mask;
- NVIC_CRITICAL_SECTION_LEAVE();
-}
-
-static inline void hri_nvic_toggle_ICER_reg(const void *const hw, hri_nvic_icer_reg_t mask)
-{
- NVIC_CRITICAL_SECTION_ENTER();
- ((Nvic *)hw)->ICER.reg ^= mask;
- NVIC_CRITICAL_SECTION_LEAVE();
-}
-
-static inline hri_nvic_icer_reg_t hri_nvic_read_ICER_reg(const void *const hw)
-{
- return ((Nvic *)hw)->ICER.reg;
-}
-
-static inline void hri_nvic_set_ISPR_reg(const void *const hw, hri_nvic_ispr_reg_t mask)
-{
- NVIC_CRITICAL_SECTION_ENTER();
- ((Nvic *)hw)->ISPR.reg |= mask;
- NVIC_CRITICAL_SECTION_LEAVE();
-}
-
-static inline hri_nvic_ispr_reg_t hri_nvic_get_ISPR_reg(const void *const hw, hri_nvic_ispr_reg_t mask)
-{
- uint32_t tmp;
- tmp = ((Nvic *)hw)->ISPR.reg;
- tmp &= mask;
- return tmp;
-}
-
-static inline void hri_nvic_write_ISPR_reg(const void *const hw, hri_nvic_ispr_reg_t data)
-{
- NVIC_CRITICAL_SECTION_ENTER();
- ((Nvic *)hw)->ISPR.reg = data;
- NVIC_CRITICAL_SECTION_LEAVE();
-}
-
-static inline void hri_nvic_clear_ISPR_reg(const void *const hw, hri_nvic_ispr_reg_t mask)
-{
- NVIC_CRITICAL_SECTION_ENTER();
- ((Nvic *)hw)->ISPR.reg &= ~mask;
- NVIC_CRITICAL_SECTION_LEAVE();
-}
-
-static inline void hri_nvic_toggle_ISPR_reg(const void *const hw, hri_nvic_ispr_reg_t mask)
-{
- NVIC_CRITICAL_SECTION_ENTER();
- ((Nvic *)hw)->ISPR.reg ^= mask;
- NVIC_CRITICAL_SECTION_LEAVE();
-}
-
-static inline hri_nvic_ispr_reg_t hri_nvic_read_ISPR_reg(const void *const hw)
-{
- return ((Nvic *)hw)->ISPR.reg;
-}
-
-static inline void hri_nvic_set_ICPR_reg(const void *const hw, hri_nvic_icpr_reg_t mask)
-{
- NVIC_CRITICAL_SECTION_ENTER();
- ((Nvic *)hw)->ICPR.reg |= mask;
- NVIC_CRITICAL_SECTION_LEAVE();
-}
-
-static inline hri_nvic_icpr_reg_t hri_nvic_get_ICPR_reg(const void *const hw, hri_nvic_icpr_reg_t mask)
-{
- uint32_t tmp;
- tmp = ((Nvic *)hw)->ICPR.reg;
- tmp &= mask;
- return tmp;
-}
-
-static inline void hri_nvic_write_ICPR_reg(const void *const hw, hri_nvic_icpr_reg_t data)
-{
- NVIC_CRITICAL_SECTION_ENTER();
- ((Nvic *)hw)->ICPR.reg = data;
- NVIC_CRITICAL_SECTION_LEAVE();
-}
-
-static inline void hri_nvic_clear_ICPR_reg(const void *const hw, hri_nvic_icpr_reg_t mask)
-{
- NVIC_CRITICAL_SECTION_ENTER();
- ((Nvic *)hw)->ICPR.reg &= ~mask;
- NVIC_CRITICAL_SECTION_LEAVE();
-}
-
-static inline void hri_nvic_toggle_ICPR_reg(const void *const hw, hri_nvic_icpr_reg_t mask)
-{
- NVIC_CRITICAL_SECTION_ENTER();
- ((Nvic *)hw)->ICPR.reg ^= mask;
- NVIC_CRITICAL_SECTION_LEAVE();
-}
-
-static inline hri_nvic_icpr_reg_t hri_nvic_read_ICPR_reg(const void *const hw)
-{
- return ((Nvic *)hw)->ICPR.reg;
-}
-
-static inline void hri_nvic_set_IPR_reg(const void *const hw, uint8_t index, hri_nvic_ipr_reg_t mask)
-{
- NVIC_CRITICAL_SECTION_ENTER();
- ((Nvic *)hw)->IPR[index].reg |= mask;
- NVIC_CRITICAL_SECTION_LEAVE();
-}
-
-static inline hri_nvic_ipr_reg_t hri_nvic_get_IPR_reg(const void *const hw, uint8_t index, hri_nvic_ipr_reg_t mask)
-{
- uint32_t tmp;
- tmp = ((Nvic *)hw)->IPR[index].reg;
- tmp &= mask;
- return tmp;
-}
-
-static inline void hri_nvic_write_IPR_reg(const void *const hw, uint8_t index, hri_nvic_ipr_reg_t data)
-{
- NVIC_CRITICAL_SECTION_ENTER();
- ((Nvic *)hw)->IPR[index].reg = data;
- NVIC_CRITICAL_SECTION_LEAVE();
-}
-
-static inline void hri_nvic_clear_IPR_reg(const void *const hw, uint8_t index, hri_nvic_ipr_reg_t mask)
-{
- NVIC_CRITICAL_SECTION_ENTER();
- ((Nvic *)hw)->IPR[index].reg &= ~mask;
- NVIC_CRITICAL_SECTION_LEAVE();
-}
-
-static inline void hri_nvic_toggle_IPR_reg(const void *const hw, uint8_t index, hri_nvic_ipr_reg_t mask)
-{
- NVIC_CRITICAL_SECTION_ENTER();
- ((Nvic *)hw)->IPR[index].reg ^= mask;
- NVIC_CRITICAL_SECTION_LEAVE();
-}
-
-static inline hri_nvic_ipr_reg_t hri_nvic_read_IPR_reg(const void *const hw, uint8_t index)
-{
- return ((Nvic *)hw)->IPR[index].reg;
-}
-
-#ifdef __cplusplus
-}
-#endif
-
-#endif /* _HRI_NVIC_L22_H_INCLUDED */
-#endif /* _SAML22_NVIC_COMPONENT_ */