From a01ae5a232eeb9ea81ccc18a78595cd2f4ebbc2f Mon Sep 17 00:00:00 2001
From: Joey Castillo <joeycastillo@utexas.edu>
Date: Wed, 23 Feb 2022 10:04:19 -0500
Subject: fatten GND wire to USB port

---
 PCB/Main Boards/OSO-SWAT-A1-05.brd | 4 ++++
 1 file changed, 4 insertions(+)

(limited to 'PCB')

diff --git a/PCB/Main Boards/OSO-SWAT-A1-05.brd b/PCB/Main Boards/OSO-SWAT-A1-05.brd
index b6bbda2c..9712ae5a 100644
--- a/PCB/Main Boards/OSO-SWAT-A1-05.brd	
+++ b/PCB/Main Boards/OSO-SWAT-A1-05.brd	
@@ -3302,6 +3302,10 @@ Please make sure your boards conform to these design rules.
 <via x="19.4056" y="7.4803" extent="1-16" drill="0.3048"/>
 <via x="19.9136" y="5.1943" extent="1-16" drill="0.3048"/>
 <via x="17.907" y="10.2235" extent="1-16" drill="0.3048"/>
+<wire x1="13.492" y1="22.836440625" x2="13.492" y2="21.4249" width="0.254" layer="1"/>
+<wire x1="13.492" y1="21.4249" x2="13.2334" y2="21.4249" width="0.254" layer="1"/>
+<wire x1="13.2334" y1="21.4249" x2="13.1826" y2="21.3741" width="0.254" layer="1"/>
+<wire x1="13.1826" y1="21.3741" x2="13.1826" y2="21.2725" width="0.254" layer="1"/>
 </signal>
 <signal name="!RESET">
 <contactref element="!RST" pad="P$1"/>
-- 
cgit v1.2.3