1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
|
/**
* \file
*
* \brief SAM TRNG
*
* Copyright (c) 2016-2018 Microchip Technology Inc. and its subsidiaries.
*
* \asf_license_start
*
* \page License
*
* Subject to your compliance with these terms, you may use Microchip
* software and any derivatives exclusively with Microchip products.
* It is your responsibility to comply with third party license terms applicable
* to your use of third party software (including open source software) that
* may accompany Microchip software.
*
* THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES,
* WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE,
* INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY,
* AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE
* LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL
* LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE
* SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE
* POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT
* ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY
* RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY,
* THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE.
*
* \asf_license_stop
*
*/
#ifdef _SAML22_TRNG_COMPONENT_
#ifndef _HRI_TRNG_L22_H_INCLUDED_
#define _HRI_TRNG_L22_H_INCLUDED_
#ifdef __cplusplus
extern "C" {
#endif
#include <stdbool.h>
#include <hal_atomic.h>
#if defined(ENABLE_TRNG_CRITICAL_SECTIONS)
#define TRNG_CRITICAL_SECTION_ENTER() CRITICAL_SECTION_ENTER()
#define TRNG_CRITICAL_SECTION_LEAVE() CRITICAL_SECTION_LEAVE()
#else
#define TRNG_CRITICAL_SECTION_ENTER()
#define TRNG_CRITICAL_SECTION_LEAVE()
#endif
typedef uint32_t hri_trng_data_reg_t;
typedef uint8_t hri_trng_ctrla_reg_t;
typedef uint8_t hri_trng_evctrl_reg_t;
typedef uint8_t hri_trng_intenset_reg_t;
typedef uint8_t hri_trng_intflag_reg_t;
static inline bool hri_trng_get_INTFLAG_DATARDY_bit(const void *const hw)
{
return (((Trng *)hw)->INTFLAG.reg & TRNG_INTFLAG_DATARDY) >> TRNG_INTFLAG_DATARDY_Pos;
}
static inline void hri_trng_clear_INTFLAG_DATARDY_bit(const void *const hw)
{
((Trng *)hw)->INTFLAG.reg = TRNG_INTFLAG_DATARDY;
}
static inline bool hri_trng_get_interrupt_DATARDY_bit(const void *const hw)
{
return (((Trng *)hw)->INTFLAG.reg & TRNG_INTFLAG_DATARDY) >> TRNG_INTFLAG_DATARDY_Pos;
}
static inline void hri_trng_clear_interrupt_DATARDY_bit(const void *const hw)
{
((Trng *)hw)->INTFLAG.reg = TRNG_INTFLAG_DATARDY;
}
static inline hri_trng_intflag_reg_t hri_trng_get_INTFLAG_reg(const void *const hw, hri_trng_intflag_reg_t mask)
{
uint8_t tmp;
tmp = ((Trng *)hw)->INTFLAG.reg;
tmp &= mask;
return tmp;
}
static inline hri_trng_intflag_reg_t hri_trng_read_INTFLAG_reg(const void *const hw)
{
return ((Trng *)hw)->INTFLAG.reg;
}
static inline void hri_trng_clear_INTFLAG_reg(const void *const hw, hri_trng_intflag_reg_t mask)
{
((Trng *)hw)->INTFLAG.reg = mask;
}
static inline void hri_trng_set_INTEN_DATARDY_bit(const void *const hw)
{
((Trng *)hw)->INTENSET.reg = TRNG_INTENSET_DATARDY;
}
static inline bool hri_trng_get_INTEN_DATARDY_bit(const void *const hw)
{
return (((Trng *)hw)->INTENSET.reg & TRNG_INTENSET_DATARDY) >> TRNG_INTENSET_DATARDY_Pos;
}
static inline void hri_trng_write_INTEN_DATARDY_bit(const void *const hw, bool value)
{
if (value == 0x0) {
((Trng *)hw)->INTENCLR.reg = TRNG_INTENSET_DATARDY;
} else {
((Trng *)hw)->INTENSET.reg = TRNG_INTENSET_DATARDY;
}
}
static inline void hri_trng_clear_INTEN_DATARDY_bit(const void *const hw)
{
((Trng *)hw)->INTENCLR.reg = TRNG_INTENSET_DATARDY;
}
static inline void hri_trng_set_INTEN_reg(const void *const hw, hri_trng_intenset_reg_t mask)
{
((Trng *)hw)->INTENSET.reg = mask;
}
static inline hri_trng_intenset_reg_t hri_trng_get_INTEN_reg(const void *const hw, hri_trng_intenset_reg_t mask)
{
uint8_t tmp;
tmp = ((Trng *)hw)->INTENSET.reg;
tmp &= mask;
return tmp;
}
static inline hri_trng_intenset_reg_t hri_trng_read_INTEN_reg(const void *const hw)
{
return ((Trng *)hw)->INTENSET.reg;
}
static inline void hri_trng_write_INTEN_reg(const void *const hw, hri_trng_intenset_reg_t data)
{
((Trng *)hw)->INTENSET.reg = data;
((Trng *)hw)->INTENCLR.reg = ~data;
}
static inline void hri_trng_clear_INTEN_reg(const void *const hw, hri_trng_intenset_reg_t mask)
{
((Trng *)hw)->INTENCLR.reg = mask;
}
static inline hri_trng_data_reg_t hri_trng_get_DATA_DATA_bf(const void *const hw, hri_trng_data_reg_t mask)
{
return (((Trng *)hw)->DATA.reg & TRNG_DATA_DATA(mask)) >> TRNG_DATA_DATA_Pos;
}
static inline hri_trng_data_reg_t hri_trng_read_DATA_DATA_bf(const void *const hw)
{
return (((Trng *)hw)->DATA.reg & TRNG_DATA_DATA_Msk) >> TRNG_DATA_DATA_Pos;
}
static inline hri_trng_data_reg_t hri_trng_get_DATA_reg(const void *const hw, hri_trng_data_reg_t mask)
{
uint32_t tmp;
tmp = ((Trng *)hw)->DATA.reg;
tmp &= mask;
return tmp;
}
static inline hri_trng_data_reg_t hri_trng_read_DATA_reg(const void *const hw)
{
return ((Trng *)hw)->DATA.reg;
}
static inline void hri_trng_set_CTRLA_ENABLE_bit(const void *const hw)
{
TRNG_CRITICAL_SECTION_ENTER();
((Trng *)hw)->CTRLA.reg |= TRNG_CTRLA_ENABLE;
TRNG_CRITICAL_SECTION_LEAVE();
}
static inline bool hri_trng_get_CTRLA_ENABLE_bit(const void *const hw)
{
uint8_t tmp;
tmp = ((Trng *)hw)->CTRLA.reg;
tmp = (tmp & TRNG_CTRLA_ENABLE) >> TRNG_CTRLA_ENABLE_Pos;
return (bool)tmp;
}
static inline void hri_trng_write_CTRLA_ENABLE_bit(const void *const hw, bool value)
{
uint8_t tmp;
TRNG_CRITICAL_SECTION_ENTER();
tmp = ((Trng *)hw)->CTRLA.reg;
tmp &= ~TRNG_CTRLA_ENABLE;
tmp |= value << TRNG_CTRLA_ENABLE_Pos;
((Trng *)hw)->CTRLA.reg = tmp;
TRNG_CRITICAL_SECTION_LEAVE();
}
static inline void hri_trng_clear_CTRLA_ENABLE_bit(const void *const hw)
{
TRNG_CRITICAL_SECTION_ENTER();
((Trng *)hw)->CTRLA.reg &= ~TRNG_CTRLA_ENABLE;
TRNG_CRITICAL_SECTION_LEAVE();
}
static inline void hri_trng_toggle_CTRLA_ENABLE_bit(const void *const hw)
{
TRNG_CRITICAL_SECTION_ENTER();
((Trng *)hw)->CTRLA.reg ^= TRNG_CTRLA_ENABLE;
TRNG_CRITICAL_SECTION_LEAVE();
}
static inline void hri_trng_set_CTRLA_RUNSTDBY_bit(const void *const hw)
{
TRNG_CRITICAL_SECTION_ENTER();
((Trng *)hw)->CTRLA.reg |= TRNG_CTRLA_RUNSTDBY;
TRNG_CRITICAL_SECTION_LEAVE();
}
static inline bool hri_trng_get_CTRLA_RUNSTDBY_bit(const void *const hw)
{
uint8_t tmp;
tmp = ((Trng *)hw)->CTRLA.reg;
tmp = (tmp & TRNG_CTRLA_RUNSTDBY) >> TRNG_CTRLA_RUNSTDBY_Pos;
return (bool)tmp;
}
static inline void hri_trng_write_CTRLA_RUNSTDBY_bit(const void *const hw, bool value)
{
uint8_t tmp;
TRNG_CRITICAL_SECTION_ENTER();
tmp = ((Trng *)hw)->CTRLA.reg;
tmp &= ~TRNG_CTRLA_RUNSTDBY;
tmp |= value << TRNG_CTRLA_RUNSTDBY_Pos;
((Trng *)hw)->CTRLA.reg = tmp;
TRNG_CRITICAL_SECTION_LEAVE();
}
static inline void hri_trng_clear_CTRLA_RUNSTDBY_bit(const void *const hw)
{
TRNG_CRITICAL_SECTION_ENTER();
((Trng *)hw)->CTRLA.reg &= ~TRNG_CTRLA_RUNSTDBY;
TRNG_CRITICAL_SECTION_LEAVE();
}
static inline void hri_trng_toggle_CTRLA_RUNSTDBY_bit(const void *const hw)
{
TRNG_CRITICAL_SECTION_ENTER();
((Trng *)hw)->CTRLA.reg ^= TRNG_CTRLA_RUNSTDBY;
TRNG_CRITICAL_SECTION_LEAVE();
}
static inline void hri_trng_set_CTRLA_reg(const void *const hw, hri_trng_ctrla_reg_t mask)
{
TRNG_CRITICAL_SECTION_ENTER();
((Trng *)hw)->CTRLA.reg |= mask;
TRNG_CRITICAL_SECTION_LEAVE();
}
static inline hri_trng_ctrla_reg_t hri_trng_get_CTRLA_reg(const void *const hw, hri_trng_ctrla_reg_t mask)
{
uint8_t tmp;
tmp = ((Trng *)hw)->CTRLA.reg;
tmp &= mask;
return tmp;
}
static inline void hri_trng_write_CTRLA_reg(const void *const hw, hri_trng_ctrla_reg_t data)
{
TRNG_CRITICAL_SECTION_ENTER();
((Trng *)hw)->CTRLA.reg = data;
TRNG_CRITICAL_SECTION_LEAVE();
}
static inline void hri_trng_clear_CTRLA_reg(const void *const hw, hri_trng_ctrla_reg_t mask)
{
TRNG_CRITICAL_SECTION_ENTER();
((Trng *)hw)->CTRLA.reg &= ~mask;
TRNG_CRITICAL_SECTION_LEAVE();
}
static inline void hri_trng_toggle_CTRLA_reg(const void *const hw, hri_trng_ctrla_reg_t mask)
{
TRNG_CRITICAL_SECTION_ENTER();
((Trng *)hw)->CTRLA.reg ^= mask;
TRNG_CRITICAL_SECTION_LEAVE();
}
static inline hri_trng_ctrla_reg_t hri_trng_read_CTRLA_reg(const void *const hw)
{
return ((Trng *)hw)->CTRLA.reg;
}
static inline void hri_trng_set_EVCTRL_DATARDYEO_bit(const void *const hw)
{
TRNG_CRITICAL_SECTION_ENTER();
((Trng *)hw)->EVCTRL.reg |= TRNG_EVCTRL_DATARDYEO;
TRNG_CRITICAL_SECTION_LEAVE();
}
static inline bool hri_trng_get_EVCTRL_DATARDYEO_bit(const void *const hw)
{
uint8_t tmp;
tmp = ((Trng *)hw)->EVCTRL.reg;
tmp = (tmp & TRNG_EVCTRL_DATARDYEO) >> TRNG_EVCTRL_DATARDYEO_Pos;
return (bool)tmp;
}
static inline void hri_trng_write_EVCTRL_DATARDYEO_bit(const void *const hw, bool value)
{
uint8_t tmp;
TRNG_CRITICAL_SECTION_ENTER();
tmp = ((Trng *)hw)->EVCTRL.reg;
tmp &= ~TRNG_EVCTRL_DATARDYEO;
tmp |= value << TRNG_EVCTRL_DATARDYEO_Pos;
((Trng *)hw)->EVCTRL.reg = tmp;
TRNG_CRITICAL_SECTION_LEAVE();
}
static inline void hri_trng_clear_EVCTRL_DATARDYEO_bit(const void *const hw)
{
TRNG_CRITICAL_SECTION_ENTER();
((Trng *)hw)->EVCTRL.reg &= ~TRNG_EVCTRL_DATARDYEO;
TRNG_CRITICAL_SECTION_LEAVE();
}
static inline void hri_trng_toggle_EVCTRL_DATARDYEO_bit(const void *const hw)
{
TRNG_CRITICAL_SECTION_ENTER();
((Trng *)hw)->EVCTRL.reg ^= TRNG_EVCTRL_DATARDYEO;
TRNG_CRITICAL_SECTION_LEAVE();
}
static inline void hri_trng_set_EVCTRL_reg(const void *const hw, hri_trng_evctrl_reg_t mask)
{
TRNG_CRITICAL_SECTION_ENTER();
((Trng *)hw)->EVCTRL.reg |= mask;
TRNG_CRITICAL_SECTION_LEAVE();
}
static inline hri_trng_evctrl_reg_t hri_trng_get_EVCTRL_reg(const void *const hw, hri_trng_evctrl_reg_t mask)
{
uint8_t tmp;
tmp = ((Trng *)hw)->EVCTRL.reg;
tmp &= mask;
return tmp;
}
static inline void hri_trng_write_EVCTRL_reg(const void *const hw, hri_trng_evctrl_reg_t data)
{
TRNG_CRITICAL_SECTION_ENTER();
((Trng *)hw)->EVCTRL.reg = data;
TRNG_CRITICAL_SECTION_LEAVE();
}
static inline void hri_trng_clear_EVCTRL_reg(const void *const hw, hri_trng_evctrl_reg_t mask)
{
TRNG_CRITICAL_SECTION_ENTER();
((Trng *)hw)->EVCTRL.reg &= ~mask;
TRNG_CRITICAL_SECTION_LEAVE();
}
static inline void hri_trng_toggle_EVCTRL_reg(const void *const hw, hri_trng_evctrl_reg_t mask)
{
TRNG_CRITICAL_SECTION_ENTER();
((Trng *)hw)->EVCTRL.reg ^= mask;
TRNG_CRITICAL_SECTION_LEAVE();
}
static inline hri_trng_evctrl_reg_t hri_trng_read_EVCTRL_reg(const void *const hw)
{
return ((Trng *)hw)->EVCTRL.reg;
}
#ifdef __cplusplus
}
#endif
#endif /* _HRI_TRNG_L22_H_INCLUDED */
#endif /* _SAML22_TRNG_COMPONENT_ */
|
