aboutsummaryrefslogtreecommitdiffstats
path: root/os
diff options
context:
space:
mode:
authormarcoveeneman <marco-veeneman@hotmail.com>2015-02-26 21:35:46 +0100
committermarcoveeneman <marco-veeneman@hotmail.com>2015-02-26 21:35:46 +0100
commit71f9a8ff50d37452fee675a572dfd6f5da859154 (patch)
tree4388febb7d6d2525f5d5771835c6572b3d81f46c /os
parentf376aec4d8d0d1b9e32ae6af5611ba291d97bca2 (diff)
downloadChibiOS-Contrib-71f9a8ff50d37452fee675a572dfd6f5da859154.tar.gz
ChibiOS-Contrib-71f9a8ff50d37452fee675a572dfd6f5da859154.tar.bz2
ChibiOS-Contrib-71f9a8ff50d37452fee675a572dfd6f5da859154.zip
Fixed incorrect and missing GPIO pin unlocking for JTAG and NMI pins in pal_lld_init.
Diffstat (limited to 'os')
-rw-r--r--os/hal/ports/TIVA/LLD/pal_lld.c8
1 files changed, 7 insertions, 1 deletions
diff --git a/os/hal/ports/TIVA/LLD/pal_lld.c b/os/hal/ports/TIVA/LLD/pal_lld.c
index 7393b83..162d12c 100644
--- a/os/hal/ports/TIVA/LLD/pal_lld.c
+++ b/os/hal/ports/TIVA/LLD/pal_lld.c
@@ -178,15 +178,21 @@ void _pal_lld_init(const PALConfig *config)
gpio_init(GPIOB, &config->PBData);
+ /* Unlock pin 0, 1, 2 and 3 */
GPIOC->LOCK = TIVA_GPIO_LOCK_PWD;
- GPIOC->CR = 0x01;
+ GPIOC->CR = 0x0F;
gpio_init(GPIOC, &config->PCData);
GPIOC->LOCK = 0;
+ /* Unlock pin 7 */
+ GPIOD->LOCK = TIVA_GPIO_LOCK_PWD;
+ GPIOD->CR = 0x80;
gpio_init(GPIOD, &config->PDData);
+ GPIOC->LOCK = 0;
gpio_init(GPIOE, &config->PEData);
+ /* Unlock pin 0 */
GPIOF->LOCK = TIVA_GPIO_LOCK_PWD;
GPIOF->CR = 0x01;
gpio_init(GPIOF, &config->PFData);