diff options
author | Uladzimir Pylinski <barthess@yandex.ru> | 2016-02-18 20:51:06 +0300 |
---|---|---|
committer | Uladzimir Pylinski <barthess@yandex.ru> | 2016-02-18 20:51:06 +0300 |
commit | b634bd9beef41b5b141b994efa4ac3d55505d0c4 (patch) | |
tree | 38550a82a8a6a27ef1c6846ccf2594074e82dd2e /testhal/STM32/STM32F3xx/TIMCAP/mcuconf_community.h | |
parent | d56a6f02425c6b7780953dc99fb5d0966165ec59 (diff) | |
parent | 499335cd61ae6daadf828b2ab2b3f8b40c0f7c03 (diff) | |
download | ChibiOS-Contrib-b634bd9beef41b5b141b994efa4ac3d55505d0c4.tar.gz ChibiOS-Contrib-b634bd9beef41b5b141b994efa4ac3d55505d0c4.tar.bz2 ChibiOS-Contrib-b634bd9beef41b5b141b994efa4ac3d55505d0c4.zip |
Merge pull request #43 from fpoussin/timcap-pull
TIMCAP Driver
Merged pull request #43 from fpoussin/timcap-pull. Original driver: https://github.com/dsigma/ChibiOS/tree/master/demos/ARMCM4-STM32F407-WAVESHARE-OPEN-407I-C-TIM_CAP/timcap
Diffstat (limited to 'testhal/STM32/STM32F3xx/TIMCAP/mcuconf_community.h')
-rw-r--r-- | testhal/STM32/STM32F3xx/TIMCAP/mcuconf_community.h | 65 |
1 files changed, 65 insertions, 0 deletions
diff --git a/testhal/STM32/STM32F3xx/TIMCAP/mcuconf_community.h b/testhal/STM32/STM32F3xx/TIMCAP/mcuconf_community.h new file mode 100644 index 0000000..95eb845 --- /dev/null +++ b/testhal/STM32/STM32F3xx/TIMCAP/mcuconf_community.h @@ -0,0 +1,65 @@ +/* + ChibiOS/RT - Copyright (C) 2014 Uladzimir Pylinsky aka barthess + + Licensed under the Apache License, Version 2.0 (the "License"); + you may not use this file except in compliance with the License. + You may obtain a copy of the License at + + http://www.apache.org/licenses/LICENSE-2.0 + + Unless required by applicable law or agreed to in writing, software + distributed under the License is distributed on an "AS IS" BASIS, + WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + See the License for the specific language governing permissions and + limitations under the License. +*/ + +/* + * FSMC driver system settings. + */ +#define STM32_FSMC_USE_FSMC1 FALSE +#define STM32_FSMC_FSMC1_IRQ_PRIORITY 10 + +/* + * FSMC NAND driver system settings. + */ +#define STM32_NAND_USE_FSMC_NAND1 FALSE +#define STM32_NAND_USE_FSMC_NAND2 FALSE +#define STM32_NAND_USE_EXT_INT FALSE +#define STM32_NAND_DMA_STREAM STM32_DMA_STREAM_ID(2, 7) +#define STM32_NAND_DMA_PRIORITY 0 +#define STM32_NAND_DMA_ERROR_HOOK(nandp) osalSysHalt("DMA failure") + +/* + * FSMC SRAM driver system settings. + */ +#define STM32_USE_FSMC_SRAM FALSE +#define STM32_SRAM_USE_FSMC_SRAM1 FALSE +#define STM32_SRAM_USE_FSMC_SRAM2 FALSE +#define STM32_SRAM_USE_FSMC_SRAM3 FLASE +#define STM32_SRAM_USE_FSMC_SRAM4 FALSE + +/* + * FSMC SDRAM driver system settings. + */ +#define STM32_USE_FSMC_SDRAM FALSE + +/* + * TIMCAP driver system settings. + */ +#define STM32_TIMCAP_USE_TIM1 FALSE +#define STM32_TIMCAP_USE_TIM2 FALSE +#define STM32_TIMCAP_USE_TIM3 TRUE +#define STM32_TIMCAP_USE_TIM4 FALSE +#define STM32_TIMCAP_USE_TIM5 FALSE +#define STM32_TIMCAP_USE_TIM8 FALSE +#define STM32_TIMCAP_USE_TIM9 FALSE +#define STM32_TIMCAP_TIM1_IRQ_PRIORITY 3 +#define STM32_TIMCAP_TIM2_IRQ_PRIORITY 3 +#define STM32_TIMCAP_TIM3_IRQ_PRIORITY 3 +#define STM32_TIMCAP_TIM4_IRQ_PRIORITY 3 +#define STM32_TIMCAP_TIM5_IRQ_PRIORITY 3 +#define STM32_TIMCAP_TIM8_IRQ_PRIORITY 3 +#define STM32_TIMCAP_TIM9_IRQ_PRIORITY 3 + +
\ No newline at end of file |