aboutsummaryrefslogtreecommitdiffstats
path: root/os/hal/ports/STM32
Commit message (Collapse)AuthorAgeFilesLines
...
| * Merge pull request #107 from pl4nkton/stm32_fixesFabien Poussin2017-01-044-19/+33
| |\ | | | | | | Stm32 fixes
| | * STM32: fix USB HOST HS when cpu is in sleep modeNicolas Reinecke2016-12-051-1/+2
| | |
| | * change qei types to int16_tPeter2016-12-051-1/+1
| | |
| | * usbh: add otg stepping 2 codeNicolas Reinecke2016-12-052-0/+12
| | |
| | * usbh: cleanupNicolas Reinecke2016-12-053-17/+18
| | |
* | | NAND. Added reset function.barthess2017-01-062-8/+21
|/ /
* / FSMC. Sync mode improvements.barthess2016-12-091-2/+8
|/ | | | | | | 1) Control registers writes reordered in init sequence to eliminate incorrect output clock frequnency in short period after CCLKEN bit set and B(W)TR registers set. 2) Added reset of CCLEN bit in stop procedure.
* whitespaceNicolas Reinecke2016-11-081-8/+8
|
* add STM32F7 FMC write FIFO disable bitNicolas Reinecke2016-11-081-0/+3
|
* STM32 CRC : Fix assertsKimmo Lindholm2016-11-051-6/+6
|
* Updated include guardsbarthess2016-10-1719-47/+47
|
* [STM32 NAND] Code cleanup.barthess2016-08-181-3/+4
|
* [STM32 NAND] Deleted ugly hack with EXTI interrupt instead of NAND onebarthess2016-08-164-45/+5
|
* [STM32 NAND] Deleted unused defines.barthess2016-08-161-9/+0
|
* Added room for STM32F7xbarthess2016-07-143-6/+26
|
* added qeiAdjustI. added new field and checking in STM32Stephane D'Alu2016-07-072-0/+69
|
* qei driver: fix potential overflow in qeiUpdateINicolas Reinecke2016-05-151-1/+1
| | | | | when quiUpdate isn't called for while an cnt(uint16_t) is above 32767 delta(int16_t) can overflow.
* qei driver: change copyrightNicolas Reinecke2016-05-152-4/+4
|
* add STM32 qei (quadrature encoder interface) driverNicolas Reinecke2016-05-086-1/+645
| | | | | | | Code from tinito in forum thread: http://forum.chibios.org/phpbb/viewtopic.php?f=14&t=685 Updated to chibios trunk.
* f4 platform.mk: reoder hardwareNicolas Reinecke2016-05-011-5/+5
|
* fix whitespaceNicolas Reinecke2016-05-011-3/+3
|
* FSMC: fix build on stm32f1x and stm32f3Nicolas Reinecke2016-04-291-0/+4
| | | | STM32F1,3 has no fsmc reset function so make it optional
* add stm32f1xx portNicolas Reinecke2016-04-281-0/+14
|
* STM32 mass update to current naming convention in ChibiOSbarthess2016-04-0724-11030/+11030
|
* NAND. Cosmetical improvementbarthess2016-03-171-5/+7
|
* Updated some testhal projects to new ChibiOS codebarthess2016-03-153-8/+2
|
* TIMCAP: Initial commitFabien Poussin2016-02-165-4/+1226
|
* USB-Host: Initial commitFabien Poussin2016-02-154-0/+2688
|
* Fixed typobarthess2015-10-144-4/+4
|
* FSMC code cleanupbarthess2015-10-1412-22/+14
|
* Changed the way files are included to a more convenient way.Fabien Poussin2015-08-202-15/+15
|
* Add CRC DriverMichael Spradling2015-08-163-0/+583
| | | | | | | | | | | | | | | | | | | | | | This patch includes a high level and two low level drivers. The high level driver is enabled with flag HAL_USE_CRC The low level drivers include: * Hardware CRC for the STM32 cortex processor lines.(when supported) * Enabled with flag STM32_CRC_USE_CRC1 * DMA is enabled with CRC_USE_DMA * SYNC api will use DMA, but put calling thread to sleep * ASYNC api enabled. * DMA Disabled * SYNC api spin while calculating CRC * ASYNC api disabled * Software CRC (3 modes) * CRCSW_CRC32_TABLE - Enables crc32 with lookup table. * CRCSW_CRC16_TABLE - Enables crc16 with lookup tables. * CRCSW_PROGRAMMBLE - Enables any crc done with computation. * Can calculate any crc configuration. * CRC_USE_DMA obviously not support with software CRC
* Improved FSMC.barthess2015-08-043-16/+32
| | | | SRAM configuration is much more flexible now.
* Removed dependency on ST library for SDRAMAndrea Zoppi2015-06-282-5/+5
|
* Minor changesAndrea Zoppi2015-06-274-229/+234
|
* Old definitions removedAndrea Zoppi2015-06-273-61/+1
|
* LTDC and DMA2D ported to ChibiOS/RT 3TexZK2015-06-245-2/+8383
| | | | | + LTDC and DMA2D peripheral drivers + LTDC and DMA2D demo project
* EICU. Fixed incorrect frequency calculation.barthess2015-06-021-2/+2
| | | | | Timers 9, 10, 11 connected to APB2 but constant in driver initialization code was taken for APB1.
* Fixed copypaste error in commentbarthess2015-06-021-1/+1
|
* NAND code changed to use bitmap classbarthess2015-05-022-22/+23
|
* EICU. Updated lld according to chibios updates.barthess2015-03-311-12/+12
|
* EICU. Updated authors.barthess2015-03-132-1/+9
|
* EICU. Low level driver moved to TIMv1 directorybarthess2015-03-133-1/+2
|
* EICU. Temporal code moved to main chibios repo.barthess2015-03-131-72/+0
|
* Merge branch 'master' of github.com:ChibiOS/ChibiOS-Contrib into HEADbarthess2015-03-132-32/+391
|\
| * EICU. Added support of single channel timers.barthess2015-03-132-12/+371
| | | | | | | | Tested in hardware with TIM11.
| * EICU improvements.barthess2015-03-122-20/+20
| | | | | | | | | | Added field containing available channels into EICU driver structure. This simplified driver code.
* | EICU. Minor improvementsbarthess2015-03-131-4/+3
|/
* EICU. Added const qualifier for driver pointer in some functionsbarthess2015-03-051-3/+3
|
* EICU. Timer widht (16-32 bits) now stored in driver field and detected ↵barthess2015-03-052-6/+26
| | | | durign startup
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-02 22:32:23 +0000