diff options
author | gdisirio <gdisirio@35acf78f-673a-0410-8e92-d51de3d6d3f4> | 2015-09-04 12:15:41 +0000 |
---|---|---|
committer | gdisirio <gdisirio@35acf78f-673a-0410-8e92-d51de3d6d3f4> | 2015-09-04 12:15:41 +0000 |
commit | 6274f1e25f189cf3e9792c96750261b7cdee8594 (patch) | |
tree | 61b83ed4864070fb3f2d58390985af8fb73d5d94 /testhal/STM32/STM32F7xx/GPT-ADC | |
parent | 8892a90de89b1cc135f5a0bda6988fc1f2e4411a (diff) | |
download | ChibiOS-6274f1e25f189cf3e9792c96750261b7cdee8594.tar.gz ChibiOS-6274f1e25f189cf3e9792c96750261b7cdee8594.tar.bz2 ChibiOS-6274f1e25f189cf3e9792c96750261b7cdee8594.zip |
git-svn-id: svn://svn.code.sf.net/p/chibios/svn/trunk@8278 35acf78f-673a-0410-8e92-d51de3d6d3f4
Diffstat (limited to 'testhal/STM32/STM32F7xx/GPT-ADC')
-rw-r--r-- | testhal/STM32/STM32F7xx/GPT-ADC/main.c | 7 | ||||
-rw-r--r-- | testhal/STM32/STM32F7xx/GPT-ADC/mcuconf.h | 1 |
2 files changed, 7 insertions, 1 deletions
diff --git a/testhal/STM32/STM32F7xx/GPT-ADC/main.c b/testhal/STM32/STM32F7xx/GPT-ADC/main.c index d0e810201..150a7d260 100644 --- a/testhal/STM32/STM32F7xx/GPT-ADC/main.c +++ b/testhal/STM32/STM32F7xx/GPT-ADC/main.c @@ -52,10 +52,15 @@ static adcsample_t samples1[ADC_GRP1_NUM_CHANNELS * ADC_GRP1_BUF_DEPTH]; size_t nx = 0, ny = 0;
static void adccallback(ADCDriver *adcp, adcsample_t *buffer, size_t n) {
+#if 0
/* DMA buffer invalidation because data cache, only invalidating the
- half buffer just filled.*/
+ half buffer just filled.
+ Only required if the ADC buffer is placed in a cache-able area.*/
dmaBufferInvalidate(buffer,
n * adcp->grpp->num_channels * sizeof (adcsample_t));
+#else
+ (void)adcp;
+#endif
/* Updating counters.*/
if (samples1 == buffer) {
diff --git a/testhal/STM32/STM32F7xx/GPT-ADC/mcuconf.h b/testhal/STM32/STM32F7xx/GPT-ADC/mcuconf.h index d691c84b6..dad6a515f 100644 --- a/testhal/STM32/STM32F7xx/GPT-ADC/mcuconf.h +++ b/testhal/STM32/STM32F7xx/GPT-ADC/mcuconf.h @@ -88,6 +88,7 @@ #define STM32_CECSEL STM32_CECSEL_LSE
#define STM32_CK48MSEL STM32_CK48MSEL_PLL
#define STM32_SDMMCSEL STM32_SDMMCSEL_PLL48CLK
+#define STM32_SRAM2_NOCACHE FALSE
/*
* ADC driver system settings.
|