aboutsummaryrefslogtreecommitdiffstats
path: root/Projects/XPLAINBridge/Lib/SoftUART.c
diff options
context:
space:
mode:
authorDean Camera <dean@fourwalledcubicle.com>2010-07-12 07:11:50 +0000
committerDean Camera <dean@fourwalledcubicle.com>2010-07-12 07:11:50 +0000
commit8de31cbb78f98eb4d3c5b7232e85337b15f294e5 (patch)
tree24e719ced5797c460cc3670ac24d226606b34cf0 /Projects/XPLAINBridge/Lib/SoftUART.c
parent0bcc82ac28ef9461f04e47f0b0885ee156d926f9 (diff)
downloadlufa-8de31cbb78f98eb4d3c5b7232e85337b15f294e5.tar.gz
lufa-8de31cbb78f98eb4d3c5b7232e85337b15f294e5.tar.bz2
lufa-8de31cbb78f98eb4d3c5b7232e85337b15f294e5.zip
Reduce prescaler of the flush timer in the USBtoSerial demo, so that buffer overruns will not occur regardless of hardware and baud rate settings.
Diffstat (limited to 'Projects/XPLAINBridge/Lib/SoftUART.c')
-rw-r--r--Projects/XPLAINBridge/Lib/SoftUART.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/Projects/XPLAINBridge/Lib/SoftUART.c b/Projects/XPLAINBridge/Lib/SoftUART.c
index 90c23b71d..4ec8dcdc8 100644
--- a/Projects/XPLAINBridge/Lib/SoftUART.c
+++ b/Projects/XPLAINBridge/Lib/SoftUART.c
@@ -124,7 +124,7 @@ ISR(TIMER1_COMPA_vect, ISR_BLOCK)
}
/** ISR to manage the transmission of bits via the software UART. */
-ISR(TIMER3_COMPA_vect, ISR_NOBLOCK)
+ISR(TIMER3_COMPA_vect, ISR_BLOCK)
{
/* Check if transmission has finished */
if (TX_BitsRemaining)