index
:
iCE40/abc
yosys-experimental
[no description]
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
map
Commit message (
Expand
)
Author
Age
Files
Lines
...
*
Support for representing programmable cell configuration data (bug fix).
Alan Mishchenko
2015-03-09
1
-1
/
+4
*
Support for representing programmable cell configuration data.
Alan Mishchenko
2015-03-08
1
-1
/
+2
*
Support for representing programmable cell configuration data.
Alan Mishchenko
2015-03-08
3
-64
/
+222
*
Experiments with SAT-based cube enumeration.
Alan Mishchenko
2015-03-05
1
-3
/
+4
*
Corner case bug in wire-cap estimation.
Alan Mishchenko
2015-02-18
1
-0
/
+2
*
Several improvements to CBA data-structure.
Alan Mishchenko
2015-02-09
1
-1
/
+1
*
Fixed a typo in variable names.
Alan Mishchenko
2015-02-07
5
-24
/
+24
*
Improvements and tuning of CBA with buffering/sizing.
Alan Mishchenko
2015-02-04
5
-28
/
+77
*
Improvements and tuning of CBA.
Alan Mishchenko
2015-02-01
1
-0
/
+2
*
Major rehash of the CBA code.
Alan Mishchenko
2015-01-31
2
-0
/
+21
*
New assertions and bug fix in DSD balancing.
Alan Mishchenko
2015-01-27
2
-8
/
+11
*
Gate sizing with barrier buffers.
Alan Mishchenko
2014-12-21
3
-1
/
+52
*
Exprimental features in tech-mapping.
Alan Mishchenko
2014-12-21
1
-2
/
+3
*
Bug fix in reading box library.
Alan Mishchenko
2014-12-20
1
-1
/
+1
*
Integrating barrier buffers.
Alan Mishchenko
2014-12-13
5
-10
/
+76
*
Adding new mapping feature.
Alan Mishchenko
2014-12-11
4
-18
/
+56
*
Integrating barrier buffers.
Alan Mishchenko
2014-12-08
1
-0
/
+8
*
Bug fix in truth table computation.
Alan Mishchenko
2014-10-15
1
-11
/
+9
*
Recommended changes for portability.
Alan Mishchenko
2014-10-12
1
-1
/
+1
*
MUX decomposition during mapping.
Alan Mishchenko
2014-10-11
1
-1
/
+0
*
Deriving network in terms of programmable cells.
Alan Mishchenko
2014-10-11
1
-1
/
+2
*
Suggested patch for type-punned warnings
Alan Mishchenko
2014-10-10
1
-3
/
+6
*
Small changes.
Alan Mishchenko
2014-10-08
1
-0
/
+2
*
Compiler warnings.
Alan Mishchenko
2014-10-08
2
-1
/
+3
*
Detection of threshold functions.
Alan Mishchenko
2014-10-08
2
-0
/
+74
*
Deriving cell mapping with &if -kz.
Alan Mishchenko
2014-10-04
1
-2
/
+9
*
Deriving cell mapping with &if -kz.
Alan Mishchenko
2014-10-04
3
-15
/
+126
*
Deriving AIG after cell mapping.
Alan Mishchenko
2014-10-03
2
-0
/
+11
*
Synchronizing packages.
Alan Mishchenko
2014-09-20
1
-0
/
+2
*
Synchronizing packages.
Alan Mishchenko
2014-09-20
2
-3
/
+3
*
Synchronizing packages.
Alan Mishchenko
2014-09-20
1
-0
/
+2
*
Updating command 'dsd_clean'.
Alan Mishchenko
2014-09-20
3
-3
/
+16
*
Updating DSD balance to handle XOR gate as having the same delay as AND gate.
Alan Mishchenko
2014-09-19
4
-10
/
+11
*
Improvements to Boolean matching.
Alan Mishchenko
2014-09-19
2
-33
/
+98
*
Improvements to Boolean matching.
Alan Mishchenko
2014-09-19
6
-66
/
+474
*
Improvements to Boolean matching.
Alan Mishchenko
2014-09-18
2
-6
/
+22
*
Improvements to Boolean matching.
Alan Mishchenko
2014-09-18
4
-5
/
+29
*
Improvements to Boolean matching.
Alan Mishchenko
2014-09-18
1
-14
/
+29
*
Improving DSD manager.
Alan Mishchenko
2014-09-18
2
-0
/
+69
*
Concurrency for Boolean matching.
Alan Mishchenko
2014-09-18
4
-47
/
+263
*
Improvements to Boolean matching.
Alan Mishchenko
2014-09-17
3
-60
/
+191
*
Support for leakage power in Liberty parser and sizer.
Alan Mishchenko
2014-09-16
5
-5
/
+122
*
New choice computation.
Alan Mishchenko
2014-09-16
1
-9
/
+9
*
Improvements to Boolean matching.
Alan Mishchenko
2014-09-16
1
-201
/
+554
*
Improvements to the timing manager.
Alan Mishchenko
2014-08-25
1
-2
/
+2
*
Correcting incorrect handling of timing in several &-commands.
Alan Mishchenko
2014-08-25
1
-1
/
+1
*
Adding specialized matching to 'if'.
Alan Mishchenko
2014-08-16
1
-1
/
+1
*
Adding specialized matching to 'if'.
Alan Mishchenko
2014-08-16
4
-0
/
+130
*
Suggested fix to allow .constr files to have empty lines.
Alan Mishchenko
2014-08-13
1
-0
/
+2
*
Profiling code for SOP/DSD/LMS balancing.
Alan Mishchenko
2014-08-04
1
-0
/
+69
[prev]
[next]