aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2018-09-30 19:23:43 +0200
committerNico Huber <nico.h@gmx.de>2018-10-03 11:49:32 +0000
commit09dddd83bbc3ffcadee55f5e5c34046505b25611 (patch)
tree0e5c0ea87c8e35df5128d2ce133ce0741d1f2af7
parent8b5b9627822a41acb264d2e11a19bed36f07fd4e (diff)
downloadflashrom-09dddd83bbc3ffcadee55f5e5c34046505b25611.tar.gz
flashrom-09dddd83bbc3ffcadee55f5e5c34046505b25611.tar.bz2
flashrom-09dddd83bbc3ffcadee55f5e5c34046505b25611.zip
flashchips: Mark Macronix MX66L51235 as tested
As per Nick (cel366) on 2018-05-16 via mailing list. Change-Id: I44363e6755167adbc120444a481b09bb4e1063c5 Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/28815 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Nico Huber <nico.h@gmx.de>
-rw-r--r--flashchips.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/flashchips.c b/flashchips.c
index c50fd307..3d0d898b 100644
--- a/flashchips.c
+++ b/flashchips.c
@@ -8398,7 +8398,7 @@ const struct flashchip flashchips[] = {
.page_size = 256,
/* OTP: 512B total; enter 0xB1, exit 0xC1 */
.feature_bits = FEATURE_WRSR_WREN | FEATURE_OTP | FEATURE_4BA,
- .tested = TEST_UNTESTED,
+ .tested = TEST_OK_PREW,
.probe = probe_spi_rdid,
.probe_timing = TIMING_ZERO,
.block_erasers =