aboutsummaryrefslogtreecommitdiffstats
path: root/chipset_enable.c
diff options
context:
space:
mode:
authorWim Vervoorn <wvervoorn@eltan.com>2020-01-20 15:01:54 +0100
committerNico Huber <nico.h@gmx.de>2020-01-22 14:15:33 +0000
commit3799a1cc1adda28bb8bd4464020a7bbadd3960f1 (patch)
treed654267ccdf97429733da5e0c07560be27a9d6f1 /chipset_enable.c
parente4c2b48f39902c7ff49a6a9e29525bdd3092c412 (diff)
downloadflashrom-3799a1cc1adda28bb8bd4464020a7bbadd3960f1.tar.gz
flashrom-3799a1cc1adda28bb8bd4464020a7bbadd3960f1.tar.bz2
flashrom-3799a1cc1adda28bb8bd4464020a7bbadd3960f1.zip
chipset_enable: Add Kaby Lake U Prem. to known and tested systems
Intel Kaby Lake U (with the 9d4e device id) support is available but marked not tested. Tested reading, writing and erasing both internal flash chips on the Facebook Monolith system with the Intel i3 7100U SoC. However, since all ME-enabled chipsets are marked as DEP instead of OK, this one shall follow suit as well. Signed-off-by: Wim Vervoorn <wvervoorn@eltan.com> Change-Id: Ie35cc896e29baffa63fe9e37c14770001b54e7ec Reviewed-on: https://review.coreboot.org/c/flashrom/+/38481 Tested-by: Nico Huber <nico.h@gmx.de> Reviewed-by: Nico Huber <nico.h@gmx.de> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'chipset_enable.c')
-rw-r--r--chipset_enable.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/chipset_enable.c b/chipset_enable.c
index e826d900..3b44d930 100644
--- a/chipset_enable.c
+++ b/chipset_enable.c
@@ -1989,7 +1989,7 @@ const struct penable chipset_enables[] = {
{0x8086, 0x9d46, B_S, NT, "Intel", "Skylake Y Premium", enable_flash_pch100},
{0x8086, 0x9d48, B_S, NT, "Intel", "Skylake U Premium", enable_flash_pch100},
{0x8086, 0x9d4b, B_S, NT, "Intel", "Kaby Lake Y w/ iHDCP2.2 Prem.", enable_flash_pch100},
- {0x8086, 0x9d4e, B_S, NT, "Intel", "Kaby Lake U w/ iHDCP2.2 Prem.", enable_flash_pch100},
+ {0x8086, 0x9d4e, B_S, DEP, "Intel", "Kaby Lake U w/ iHDCP2.2 Prem.", enable_flash_pch100},
{0x8086, 0x9d50, B_S, NT, "Intel", "Kaby Lake U w/ iHDCP2.2 Base", enable_flash_pch100},
{0x8086, 0x9d51, B_S, NT, "Intel", "Kabe Lake w/ iHDCP2.2 Sample", enable_flash_pch100},
{0x8086, 0x9d53, B_S, NT, "Intel", "Kaby Lake U Base", enable_flash_pch100},