diff options
author | Sergii Dmytruk <sergii.dmytruk@3mdeb.com> | 2022-07-25 00:30:18 +0300 |
---|---|---|
committer | Anastasia Klimchuk <aklm@chromium.org> | 2022-11-19 07:14:53 +0000 |
commit | 56ebda534178940bde3ec10f8176b1835f2b5176 (patch) | |
tree | 96f2d10ab18607576f312c84c6d342e81739bcb1 /nic3com.c | |
parent | f6b486da148654305fbc91503ffca2206fce8eec (diff) | |
download | flashrom-56ebda534178940bde3ec10f8176b1835f2b5176.tar.gz flashrom-56ebda534178940bde3ec10f8176b1835f2b5176.tar.bz2 flashrom-56ebda534178940bde3ec10f8176b1835f2b5176.zip |
flashchips.c: enable WP for 7 entries of MX chips
These weren't split:
* MX25L3206E/MX25L3208E
Tested: https://github.com/Dasharo/flashrom/pull/8
* MX25L6405
* MX25L6405D
* MX25L6406E/MX25L6408E
Tested: https://github.com/Dasharo/flashrom/pull/8
MX25L6436E/MX25L6445E/MX25L6465E/MX25L6473E/MX25L6473F was split into:
* MX25L6436E/MX25L6445E/MX25L6465E
- security register
- WPS
- tested: https://github.com/Dasharo/flashrom/pull/8
* MX25L6473E
- security register
- OTP TB bit in CONFIG/STATUS2 (0x15 opcode)
- WPS
* MX25L6473F
- NO security register
- OTP TB bit in CONFIG/STATUS2 (0x15 opcode)
- NO WPS
Change-Id: Ib3db9d39ffacd3e9e44de92c6cfb6c3ecc8615bd
Tested-by: Maciej Pijanowski <maciej.pijanowski@3mdeb.com>
Signed-off-by: Sergii Dmytruk <sergii.dmytruk@3mdeb.com>
Reviewed-on: https://review.coreboot.org/c/flashrom/+/66216
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Anastasia Klimchuk <aklm@chromium.org>
Diffstat (limited to 'nic3com.c')
0 files changed, 0 insertions, 0 deletions