aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
...
* Fix typo introduced in r3356 that breaks buildMart Raudsepp2008-05-271-1/+1
| | | | | | | Corresponding to flashrom svn r253 and coreboot v2 svn r3357. Signed-off-by: Mart Raudsepp <mart.raudsepp@artecdesign.ee> Acked-by: Mart Raudsepp <mart.raudsepp@artecdesign.ee>
* MX25L4005, S25FL016A, W39V040B, W39V080A, SST49LF008A testsPeter Stuge2008-05-271-5/+5
| | | | | | | | | | | | | I have tested MX25L4005, S25FL016A and W39V080A myself. Thanks also to the following testers: SST49LF008A Bernhard M. Wiedemann W39V040B Dan Lenski Corresponding to flashrom svn r252 and coreboot v2 svn r3356. Signed-off-by: Peter Stuge <peter@stuge.se> Acked-by: Peter Stuge <peter@stuge.se>
* Mark SST49LF004A/B as testedMart Raudsepp2008-05-271-1/+1
| | | | | | | | | | Tested by me on actual hardware (all operations) - Artec Group DBE62 with SST 49LF004B Corresponding to flashrom svn r251 and coreboot v2 svn r3350. Signed-off-by: Mart Raudsepp <mart.raudsepp@artecdesign.ee> Acked-by: Mart Raudsepp <mart.raudsepp@artecdesign.ee>
* Mark the following chips as testedUwe Hermann2008-05-261-5/+5
| | | | | | | | | | | | | | | - AMD Am29F040B - SST SST39SF020A - Winbond W29C020C - Winbond W29EE011 - Winbond W49F002U All of them tested by me on actual hardware (all operations). Corresponding to flashrom svn r250 and coreboot v2 svn r3349. Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de> Acked-by: Uwe Hermann <uwe@hermann-uwe.de>
* A bunch of cosmetic improvementsUwe Hermann2008-05-223-8/+8
| | | | | | | | | | | - Fix typos and inconsistencies. - Drop duplicate line which tells us the chip name twice. - Also print the chip vendor, not only the name. Corresponding to flashrom svn r249 and coreboot v2 svn r3348. Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de> Acked-by: Uwe Hermann <uwe@hermann-uwe.de>
* Mark more chips as tested (all operations), tested on ASUS P4B266Uwe Hermann2008-05-221-3/+3
| | | | | | | Corresponding to flashrom svn r248 and coreboot v2 svn r3347. Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de> Acked-by: Uwe Hermann <uwe@hermann-uwe.de>
* Add support for the ASUS P4B266 boardUwe Hermann2008-05-221-0/+49
| | | | | | | | | | | | | | | Tested on actual hardware. This patch add an ich_gpio_raise() function which can be re-used by other board-specific funtions which need to raise GPIOs on ICHx southbridges. This also fixes bug #7, see http://tracker.coreboot.org/trac/coreboot/ticket/7, as it turned out the ICH2 (and other ICHx) code works fine. Corresponding to flashrom svn r247 and coreboot v2 svn r3346. Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de> Acked-by: Peter Stuge <peter@stuge.se>
* Add support for Amic A25L40P SPI flashRudolf Marek2008-05-222-0/+2
| | | | | | | Corresponding to flashrom svn r246 and coreboot v2 svn r3345. Signed-off-by: Rudolf Marek <r.marek@assembler.cz> Acked-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net>
* Changes to make flashrom compile (and work) on FreeBSDAndriy Gapon2008-05-226-100/+131
| | | | | | | | | | | | This patch addresses different argument order of outX() calls, FreeBSD-specific headers, difference in certain type names and system interface names, and also FreeBSD-specific way of gaining IO port access. Corresponding to flashrom svn r245 and coreboot v2 svn r3344. Signed-off-by: Andriy Gapon <avg@icyb.net.ua> Acked-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net>
* Myles reported SST49LF080A status -> TESTED_PREWPeter Stuge2008-05-211-1/+1
| | | | | | | Corresponding to flashrom svn r244 and coreboot v2 svn r3341. Signed-off-by: Peter Stuge <peter@stuge.se> Acked-by: Peter Stuge <peter@stuge.se>
* Support Pm49FL004/2 Block Locking RegistersNikolay Petukhov2008-05-175-58/+121
| | | | | | | | | | | | | | | | | | The PMC chips understand both LPC and FWH flash commands. When in FWH mode (MSR_DIVIL_BALL_OPT(0x51400015) = 0x00000f7d on 5536 boards) the Block Locking Registers by default lock the flash chip for write and erase - in addition to any chipset write protection. This patch adds unlock operations before Pm49FL004/2 write and erase, and it includes an svn mv pm49fl004.c pm49fl00x.c Thanks go to Nikolay for this patch. Corresponding to flashrom svn r243 and coreboot v2 svn r3332. Signed-off-by: Nikolay Petukhov <nikolay.petukhov@gmail.com> Signed-off-by: Peter Stuge <peter@stuge.se> Acked-by: Bari Ari <bari@onelabs.com>
* I looked at the datasheet and erase_sector_39sf020() is totally and ↵Carl-Daniel Hailfinger2008-05-161-15/+0
| | | | | | | | | | | | | | | | completely wrong It was a straight cut'n'paste from SST 28SF040 code and the person doing the cut'n'paste didn't even bother to check the data sheet. The SST 39SF020 is completely incompatible with the 28SF040. No need for replacement. According to the data sheet, standard JEDEC commands will work and we have those commands in the tree already. Corresponding to flashrom svn r242 and coreboot v2 svn r3331. Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net> Acked-by: Joseph Smith <joe@settoplinux.org>
* ICH8 and ICH9 have an almost identical SPI interface, only the location of ↵Carl-Daniel Hailfinger2008-05-161-10/+16
| | | | | | | | | | | the SPIBAR differs Add ICH8 support to the ICH9 code. Corresponding to flashrom svn r241 and coreboot v2 svn r3327. Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net> Acked-by: Stefan Reinauer <stepan@coresystems.de>
* Add support for the Atmel AT25DF321 SPI flash (tested)Dominik Geyer2008-05-161-1/+2
| | | | | | | | | Change ST M25P32 status to tested. Corresponding to flashrom svn r240 and coreboot v2 svn r3326. Signed-off-by: Dominik Geyer <dominik.geyer@kontron.com> Acked-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net>
* Add support for SPI chips on ICH9Dominik Geyer2008-05-165-3/+484
| | | | | | | | | This is done by using the generic SPI interface. Corresponding to flashrom svn r239 and coreboot v2 svn r3325. Signed-off-by: Dominik Geyer <dominik.geyer@kontron.com> Acked-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net>
* IT8716F: Enable writes if decoding of any SPI addresses is enabledCarl-Daniel Hailfinger2008-05-161-0/+6
| | | | | | | Corresponding to flashrom svn r238 and coreboot v2 svn r3324. Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net> Acked-by: Peter Stuge <peter@stuge.se>
* Print detailed status register information for SST25VF series flashCarl-Daniel Hailfinger2008-05-151-0/+4
| | | | | | | Corresponding to flashrom svn r237 and coreboot v2 svn r3323. Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net> Acked-by: Peter Stuge <peter@stuge.se>
* Lots of new SST flash chip IDsCarl-Daniel Hailfinger2008-05-152-1/+17
| | | | | | | | | | Only a subset has been added to flashchips.c, but the IDs in flash.h will make lookups easier if anybody wants to add support for them. Corresponding to flashrom svn r236 and coreboot v2 svn r3321. Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net> Acked-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net>
* Add support for the JEDEC RESCarl-Daniel Hailfinger2008-05-154-33/+82
| | | | | | | | | | | | | | | | | | Add support for the JEDEC RES (Read Electronic Signature and Resume from Powerdown) SPI command to identify older SPI chips which can't handle JEDEC RDID. Since RES gives a one-byte identifier which is shared among many different vendors and even different sizes, we want to match RES as a last resort if RDID returns 0xff 0xff 0xff. Corresponding to flashrom svn r235 and coreboot v2 svn r3320. Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net> Acked-by: Peter Stuge <peter@stuge.se> This is a heavily reworked version of a patch by Fredrik Tolf, which was Signed-off-by: Fredrik Tolf <fredrik@dolda2000.com>
* Add more infrastructure for flashrom ICH9 supportCarl-Daniel Hailfinger2008-05-143-27/+46
| | | | | | | Corresponding to flashrom svn r234 and coreboot v2 svn r3314. Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net> Acked-by: Stefan Reinauer <stepan@coresystems.de>
* Add the Intel 6300ESB as known chipset to the chipset struct enablesClaus Gindhart2008-05-141-0/+1
| | | | | | | Corresponding to flashrom svn r233 and coreboot v2 svn r3310. Signed-off-by: Claus Gindhart <claus.gindhart@kontron.com> Acked-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net>
* Fix crash caused by division by zero for unknown flash chipsCarl-Daniel Hailfinger2008-05-141-5/+5
| | | | | | | Corresponding to flashrom svn r232 and coreboot v2 svn r3309. Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net> Acked-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net>
* Check the JEDEC vendor ID for correct parityCarl-Daniel Hailfinger2008-05-143-1/+17
| | | | | | | | | | | | Flash chips which can be detected by JEDEC probe routines all have vendor IDs with correct parity. Use a parity check as additional hint whether a vendor ID makes sense. Note: Device IDs have no parity requirements whatsoever. Corresponding to flashrom svn r231 and coreboot v2 svn r3308. Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net> Acked-by: Peter Stuge <peter@stuge.se>
* Add lots of ATMEL SPI flash chips to flash.hCarl-Daniel Hailfinger2008-05-142-6/+19
| | | | | | | | | Add a few flashchips already mentioned in flash.h to flashchips.c Corresponding to flashrom svn r230 and coreboot v2 svn r3306. Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net> Acked-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net>
* Move all IT87xx specific SPI routines from spi.c to a separate file it87spi.cCarl-Daniel Hailfinger2008-05-134-224/+285
| | | | | | | | | No behavioural changes, but greatly improved SPI abstraction. Corresponding to flashrom svn r229 and coreboot v2 svn r3305. Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net> Acked-by: Peter Stuge <peter@stuge.se>
* Move the SPI #defines from spi.c to spi.hCarl-Daniel Hailfinger2008-05-132-60/+89
| | | | | | | | | This patch has no code changes. Corresponding to flashrom svn r228 and coreboot v2 svn r3302. Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net> Acked-by: Peter Stuge <peter@stuge.se>
* Change the SPI parts of flashrom to prepare for a merge of ICH9 SPI supportCarl-Daniel Hailfinger2008-05-131-17/+17
| | | | | | | | | In theory, this patch has no behaviour changes. Corresponding to flashrom svn r227 and coreboot v2 svn r3301. Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net> Acked-by: Peter Stuge <peter@stuge.se>
* MX25L3205 and W25x40 have been confirmed to probe/read/erase/write OK by ↵Carl-Daniel Hailfinger2008-05-122-3/+4
| | | | | | | | | | | Harald Gutmann SST39VF040 has been confirmed to probe OK by misi e. Corresponding to flashrom svn r226 and coreboot v2 svn r3300. Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net> Acked-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net>
* Add SST39VF512, SST39VF010, SST39VF040 supportCarl-Daniel Hailfinger2008-05-122-0/+7
| | | | | | | | | | The SST39LF series has the same IDs. Add short AMIC vendor ID to flashrom. Corresponding to flashrom svn r225 and coreboot v2 svn r3299. Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net> Acked-by: Peter Stuge <peter@stuge.se>
* Improve flashrom SPI abstraction, second stepCarl-Daniel Hailfinger2008-05-101-18/+18
| | | | | | | | | | | | | This paves the way to have a fully generic generic_spi_command without knowledge about any SPI controller. The third step would be calling SPI controller functions via a function pointer. Corresponding to flashrom svn r224 and coreboot v2 svn r3296. Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net> Acked-by: Peter Stuge <peter@stuge.se>
* Rename generic_spi_*() functions to spi_*()Peter Stuge2008-05-103-67/+67
| | | | | | | | | This is a very early step toward cleaning up SPI code in flashrom. Corresponding to flashrom svn r223 and coreboot v2 svn r3295. Signed-off-by: Peter Stuge <peter@stuge.se> Acked-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net>
* Probe for up to 3 flash chipsClaus Gindhart2008-05-081-3/+19
| | | | | | | | | | | | | | | | | | | Currently there is an ongoing technology migration from LPC/FWH to SPI chips. For this reason some boards have multiple chips of different technologies onboard. This patch makes flashrom probe for up to 3 chips and if more than one chip is found flashrom exits, asking the user to specify -c. [root@localhost src]# ./flashrom ... Multiple flash chips were detected: SST49LF008A M25P16@ICH9 Please specify which chip to use with the -c <chipname> option. [root@localhost src]# Corresponding to flashrom svn r222 and coreboot v2 svn r3291. Signed-off-by: Claus Gindhart <claus.gindhart@kontron.com> Signed-off-by: Peter Stuge <peter@stuge.se> Acked-by: Claus Gindhart <claus.gindhart@kontron.com>
* Add a tested bitmap field to the flash chip tablePeter Stuge2008-05-033-101/+150
| | | | | | | | | | | | | | | Two bits indicate OK and BAD for each operation PROBE READ ERASE WRITE. 8 bits out of 32 are in use now. No bits set means nothing has been tested. For chips with at least one operation that is not tested or not working, the user is asked to email a report to a special email adress so that the table can be updated. All chips are TEST_UNTESTED for now. Corresponding to flashrom svn r221 and coreboot v2 svn r3277. Signed-off-by: Peter Stuge <peter@stuge.se> Acked-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net>
* Enable ROM decode range to 1MB for vt8237rBari Ari2008-04-291-0/+3
| | | | | | | Corresponding to flashrom svn r220 and coreboot v2 svn r3275. Signed-off-by: Bari Ari <bari@onelabs.com> Acked-by: Stefan Reinauer <stepan@coresystems.de>
* Separate ST M50FLW support from generic JEDEC codeClaus Gindhart2008-04-284-10/+307
| | | | | | | | | | | | | | | | The generic jedec.c does not work for the ST M50FLW flash devices, because they need an unlock command first. For this reason, ST M50FLW support is moved to a new HW support module, because any change in jedec.c would bear the risk to cause problems with the already supported devices. It's already tested with ST M50FLW080A; the other chips of this family i dont have available, so i couldnt test it. Corresponding to flashrom svn r219 and coreboot v2 svn r3274. Signed-off-by: Claus Gindhart <claus.gindhart@kontron.com> Acked-by: Stefan Reinauer <stepan@coresystems.de>
* Handle NULL probe, erase and write function pointers in the flashchips tablePeter Stuge2008-04-281-1/+15
| | | | | | | | | The read pointer was already checked properly. Corresponding to flashrom svn r218 and coreboot v2 svn r3273. Signed-off-by: Peter Stuge <peter@stuge.se> Acked-by: Stefan Reinauer <stepan@coresystems.de>
* 82802ab: touch only blocks that need updatingClaus Gindhart2008-04-241-7/+27
| | | | | | | | | | | | | | | Flash pages, which where excluded from updating using the exclude or the layout option, as well as areas, whose flash contents already contain the desired data, will be skipped. These ensures absolute data security of critical areas (BIOS boot block), e.g. against a sudden power off or a CPU hangup during flashing. As a nice side effect, it speeds up the flash process, if the BIOS to be flashed is very similar to the version in flash. Corresponding to flashrom svn r217 and coreboot v2 svn r3260. Signed-off-by: Claus Gindhart <claus.gindhart@kontron.com> Acked-by: Stefan Reinauer <stepan@coresystems.de>
* ST M50FW016 and ST M50FW040 support the 82802ab command set, not jedecEd Swierk2008-04-071-2/+2
| | | | | | | Corresponding to flashrom svn r216 and coreboot v2 svn r3221. Signed-off-by: Ed Swierk <eswierk@arastra.com> Acked-by: Joseph Smith <joe@smittys.pointclark.net>
* Add ICH9 detectionCarl-Daniel Hailfinger2008-03-181-1/+8
| | | | | | | | | Straight from the datasheet, untested. Corresponding to flashrom svn r215 and coreboot v2 svn r3167. Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net> Acked-by: Uwe Hermann <uwe@hermann-uwe.de>
* OopsStefan Reinauer2008-03-181-0/+206
| | | | | | | | | | | | Forgot to add the file. Support for the Winbond W39V080FA series of chips. Support for flashing on the Kontron 986LCD-M board. Corresponding to flashrom svn r214 and coreboot v2 svn r3166. Signed-off-by: Stefan Reinauer <stepan@coresystems.de> Acked-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net>
* Support for the Winbond W39V080FA series of chipsStefan Reinauer2008-03-175-3/+50
| | | | | | | | | Support for flashing on the Kontron 986LCD-M board. Corresponding to flashrom svn r213 and coreboot v2 svn r3165. Signed-off-by: Stefan Reinauer <stepan@coresystems.de> Acked-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net>
* Check whether SST FWH chip was successfully erased on flashchip -E, tooStefan Reinauer2008-03-161-9/+11
| | | | | | | Corresponding to flashrom svn r212 and coreboot v2 svn r3153. Signed-off-by: Stefan Reinauer <stepan@coresystems.de> Acked-by: Stefan Reinauer <stepan@coresystems.de>
* Sort list of flash chips alphabetically, add commentUwe Hermann2008-03-161-60/+68
| | | | | | | Corresponding to flashrom svn r211 and coreboot v2 svn r3152. Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de> Acked-by: Uwe Hermann <uwe@hermann-uwe.de>
* Remove nasty warning that happened due to our vendor detectionStefan Reinauer2008-03-151-2/+5
| | | | | | | | Corresponding to flashrom svn r210 and coreboot v2 svn r3151. mechanism. Signed-off-by: Stefan Reinauer <stepan@coresystems.de> Acked-by: Stefan Reinauer <stepan@coresystems.de>
* Re-add code erroneously removed in r3140Uwe Hermann2008-03-143-195/+101
| | | | | | | Corresponding to flashrom svn r209 and coreboot v2 svn r3146. Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de> Acked-by: Uwe Hermann <uwe@hermann-uwe.de>
* Changes M50FW080 to use 82802ab.c instead of jedec.cJoseph Smith2008-03-141-1/+1
| | | | | | | | | This fixes the problem of not being able to erase the chip. Corresponding to flashrom svn r208 and coreboot v2 svn r3145. Signed-off-by: Joseph Smith <joe@smittys.pointclark.net> Acked-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net>
* Prepare for ICH7/ICH8 SPI support by adding some debugging for all ICH* chipsetsCarl-Daniel Hailfinger2008-03-141-9/+62
| | | | | | | | | | | | | | Functionality (except printing) should be unchanged. Corresponding to flashrom svn r207 and coreboot v2 svn r3144. Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net> Ward says: This code detects the ICH8 chipset on my laptop, and it appears to use SPI. Acked-by: Ward Vandewege <ward@gnu.org>
* Fix broken flashrom buildUwe Hermann2008-03-141-1/+1
| | | | | | | Corresponding to flashrom svn r206 and coreboot v2 svn r3142. Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de> Acked-by: Uwe Hermann <uwe@hermann-uwe.de>
* Fix up one forgotten revert in r3140Carl-Daniel Hailfinger2008-03-141-2/+2
| | | | | | | Corresponding to flashrom svn r205 and coreboot v2 svn r3141. Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net> Acked-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net>
* Revert the delete of 82802ab.c in r3137Carl-Daniel Hailfinger2008-03-145-109/+381
| | | | | | | Corresponding to flashrom svn r204 and coreboot v2 svn r3140. Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net> Acked-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net>
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-19 13:04:49 +0000