1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
|
/*
* This file is part of the flashrom project.
*
* Copyright (C) 2009 Uwe Hermann <uwe@hermann-uwe.de>
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2 of the License, or
* (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
*/
#include <stdlib.h>
#include <string.h>
#include <sys/types.h>
#include "flash.h"
#define PCI_VENDOR_ID_NVIDIA 0x10de
uint8_t *nvidia_bar;
struct pcidev_status gfx_nvidia[] = {
{0x10de, 0x0010, PCI_NT, "NVIDIA", "Mutara V08 [NV2]" },
{0x10de, 0x0018, PCI_NT, "NVIDIA", "RIVA 128" },
{0x10de, 0x0020, PCI_NT, "NVIDIA", "RIVA TNT" },
{0x10de, 0x0028, PCI_NT, "NVIDIA", "RIVA TNT2/TNT2 Pro" },
{0x10de, 0x0029, PCI_NT, "NVIDIA", "RIVA TNT2 Ultra" },
{0x10de, 0x002c, PCI_NT, "NVIDIA", "Vanta/Vanta LT" },
{0x10de, 0x002d, PCI_OK, "NVIDIA", "RIVA TNT2 Model 64/Model 64 Pro" },
{0x10de, 0x00a0, PCI_NT, "NVIDIA", "Aladdin TNT2" },
{0x10de, 0x0100, PCI_NT, "NVIDIA", "GeForce 256" },
{0x10de, 0x0101, PCI_NT, "NVIDIA", "GeForce DDR" },
{0x10de, 0x0103, PCI_NT, "NVIDIA", "Quadro" },
{0x10de, 0x0110, PCI_NT, "NVIDIA", "GeForce2 MX" },
{0x10de, 0x0111, PCI_NT, "NVIDIA", "GeForce2 MX" },
{0x10de, 0x0112, PCI_NT, "NVIDIA", "GeForce2 GO" },
{0x10de, 0x0113, PCI_NT, "NVIDIA", "Quadro2 MXR" },
{0x10de, 0x0150, PCI_NT, "NVIDIA", "GeForce2 GTS/Pro" },
{0x10de, 0x0151, PCI_NT, "NVIDIA", "GeForce2 GTS" },
{0x10de, 0x0152, PCI_NT, "NVIDIA", "GeForce2 Ultra" },
{0x10de, 0x0153, PCI_NT, "NVIDIA", "Quadro2 Pro" },
{0x10de, 0x0200, PCI_NT, "NVIDIA", "GeForce 3 nFX" },
{0x10de, 0x0201, PCI_NT, "NVIDIA", "GeForce 3 nFX" },
{0x10de, 0x0202, PCI_NT, "NVIDIA", "GeForce 3 nFX Ultra" },
{0x10de, 0x0203, PCI_NT, "NVIDIA", "Quadro 3 DDC" },
{},
};
int gfxnvidia_init(void)
{
uint32_t reg32;
get_io_perms();
io_base_addr = pcidev_init(PCI_VENDOR_ID_NVIDIA, PCI_BASE_ADDRESS_0,
gfx_nvidia, programmer_param);
io_base_addr += 0x300000;
printf("Detected NVIDIA I/O base address: 0x%x.\n", io_base_addr);
/* Allow access to flash interface (will disable screen). */
reg32 = pci_read_long(pcidev_dev, 0x50);
reg32 &= ~(1 << 0);
pci_write_long(pcidev_dev, 0x50, reg32);
nvidia_bar = physmap("NVIDIA", io_base_addr, 16 * 1024 * 1024);
buses_supported = CHIP_BUSTYPE_PARALLEL;
return 0;
}
int gfxnvidia_shutdown(void)
{
uint32_t reg32;
/* Disallow access to flash interface (and re-enable screen). */
reg32 = pci_read_long(pcidev_dev, 0x50);
reg32 |= (1 << 0);
pci_write_long(pcidev_dev, 0x50, reg32);
free(programmer_param);
pci_cleanup(pacc);
release_io_perms();
return 0;
}
void gfxnvidia_chip_writeb(uint8_t val, chipaddr addr)
{
mmio_writeb(val, nvidia_bar + addr);
}
uint8_t gfxnvidia_chip_readb(const chipaddr addr)
{
return mmio_readb(nvidia_bar + addr);
}
|
