| Commit message (Collapse) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | fixed VLO/VHI primitves (#185)HEADmaster | robin | 2023-04-19 | 1 | -9/+9 |
| | | |||||
| * | Added proper components.vhdl with uppercase symbols | Martin | 2021-09-15 | 1 | -4243/+4243 |
| | | |||||
| * | Fix mult18x18d component to match yosys verilog | JulianKemmerer | 2020-12-19 | 1 | -260/+260 |
| | | |||||
| * | Adjust ecp5_versa tests. Wrappers for verilog modules are not needed anymore. | Tristan Gingold | 2020-03-31 | 2 | -61/+61 |
| | | |||||
| * | Added ECP5 example for Lattice versa devkit (#85) | Martin | 2020-02-14 | 5 | -0/+5101 |
| - LED blinky - Added support for vendor primitives - Workarounds in Verilog for BRAM and primitive wrapping - Docker support Makefiles - openocd support files | |||||
 |
index : iCE40/ghdl-yosys-plugin | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |