testsuite/ghdl-issues/issue1312/ent.vhdl


1
2
3
4
5
6
7
8
9
10
11
12
13
14

library ieee;
use ieee.std_logic_1164.all;

entity ent is
    port (
        a      : inout std_logic := '0';
        d_out  : out std_logic
    );
end;

architecture a of ent is
begin
    d_out <= a;
end;