blob: ae6096649e74d296a5e0c20e9b6c35c8e8d23200 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
|
library ieee;
use ieee.std_logic_1164.all;
entity test_nand is port (
sel0, sel1: in std_logic;
c: out std_logic);
end test_nand;
architecture synth of test_nand is
begin
c <= sel1 nand sel0;
end synth;
|